

Linear Circuits 3-V Family

Data Book

Linear Products Quick Reference Guide

| Data Book | Contents | Document No. |
|---|---|----------------|
| Optoelectronics and Image Sensors | Optocouplers CCD Image Sensors and Support Phototransistors IR-Emitting Diodes | SOYD002, 1990 |
| Speech System Manuals | TSP50C4X Family TSP50C10/11 Synthesizer TSP53C30 Synthesizer | SPSS010, 1990 |
| Interface Circuits | Data Transmission and Control Circuits, Peripheral Drivers/Power Actuators, Display Drivers | SLYD006, 1991 |
| Telecommunications Circuits | Transmission, Switching, Subscriber, Transient Suppressors | SCTD001B, 1991 |
| Linear and interface Circuits Applications | Op Amps/Comparators, Video Amps, VRegs, Power Supply Design, Timers Display Drivers, Datran, Peripheral Drivers, Data Acq., Special Functions | SLYA005, 1991 |
| Mass Storage ICs Designer's Reference Guide | Disk Drivers: Read/Write, Servo/System Control, Interface/Linear, Digital ASIC, LinASIC™, Applications | SSCA001, 1992 |
| Macromodel Data Manual | Level I: Operational Amplifiers, Voltage Comparators, Building Blocks Level II: Selected Operational Amplifiers, Building Blocks | SLOS047B, 1992 |
| LinASIC Library Summary | Mixed Signal Standard Cells | SLXS001, 1992 |
| Linear Circuits Vol 1 Operational Amplifiers | Operational Amplifiers | SLYD003A, 1992 |
| Linear Circuits Vol 2 Data Conversion, DSP Analog Interface, and Video Interface | ADCs, DACs, DSP Analog Interfaces and Conversion, Video Interface Palettes, Analog Switches, Filters, Data Manuals | SLYD004A, 1992 |
| Linear Circuits Vol 3 Voltage Regulators/ Supervisors, Comparators, Special Functions, and Building Blocks | Voltage Regulators, Voltage Supervisors, Building Blocks, Comparators, Video Amplifiers, Hall-Effect Devices, Timers and Current Mirrors, Magnetic Memory Controllers, Sound Generators, Frequency- to-Voltage Converters, Sonar Ranging Circuits and Modules | SLYD005A, 1992 |

| General Information | 1 |
|---------------------|---|
| Data Sheets | 2 |
| Mechanical Data | 3 |



Linear Circuits 3-V Family

Data Book



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Please be aware that TI products are not intended for use in life-support appliances, devices, or systems. Use of TI product in such applications requires the written approval of the appropriate TI officer. Certain applications using semiconductor devices may involve potential risks of personal injury, property damage, or loss of life. In order to minimize these risks, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards. Inclusion of TI products in such applications is understood to be fully at the risk of the customer using TI devices or systems.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1992, Texas Instruments Incorporated Printed in the U.K.

INTRODUCTION

Texas Instruments offers the industry's first dedicated family of linear ICs that are specifically designed, characterized, and tested for operation at 3.3 V of less. Prefixed with "TLV" to indicate low-voltage operation, this family of analog circuits includes seven operational amplifiers, two voltage comparators, and a low dropout (LDO) voltage regulator.

Built using Texas Instruments LinCMOS™ process, the new operational amplifiers and comparators are optimized to operate down to 2V and the CMOS input stage ensures high impedance. The operational amplifiers are available as singles, duals, and quads with three levels of ac performance. Likewise, the comparators are offered as duals and quads.

All of the 3-V devices are available in the new thin-scaled small-outline package (TSSOP) as well as in the standard small-outline and through-hole packages. The TSSOP surface mount package is just 1.1mm (max) thick and can be a real space saver in densely packed designs.

While this manual only offers information on the first 3-V analog devices available for TI, complete technical data for upcoming 3-V devices or any TI semiconductor product is available from your nearest TI Field Sales Office, local authorized TI distributor, or by writing directly to:

Texas Instruments Incorporated LITERATURE RESPONSE CENTRE P.O. Box 809066 Dallas, Texas 75380-9066

We sincerely feel that the new 3-V Family Data Book will be a significant addition to your library of technical literature for Texas Instruments.

| General Information | 1 | |
|---------------------|---|--|
| Data Sheets | 2 | |
| Mechanical Data | 3 | |

ALPHANUMERIC INDEX

| TLV2217- | 33 | | | | | ٠ | | | | | | | | | | | | | | | | | | | | ٠. | | ٠. | | | 2-3 |
|------------|----|----|------|-----|----|----|----|------|----|----|------|-----|----|----|-----|----|----|------|----|----|----|----|----|--------|----|----|-----|----|------|------|------|
| TLV23221 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | 2-7 |
| TLV2322Y | ٠ | ٠. | | | | | ٠. | | | | | | | | ٠., | | | | | | | | | | | | | | | | 2-7 |
| TLV23241 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | • | | 2-31 |
| TLV2324Y | ٠ | | | | ٠. | ٠. | ٠. | | ٠. | | | | | | | | ٠. | | | | | ٠. | | | | ٠. | | | | . 2 | 2-31 |
| TLV23321 | | ٠. | | | | | | | | | | | | | | | | | | | ٠, | | ٠. | | | | | ٠. | | . 2 | 2-55 |
| TLV2332Y | · | | ٠. | | | | ٠. | | | | | | | | | | | | | | | | ٠. | ٠. | | | | | | . 2 | 2-55 |
| TLV23341 | ٠ | | | ٠., | | | | | | | | | | ٠. | | | | | | | | | | | | | | | | . 2 | 2-79 |
| TLV2334Y | ' | | | | | | | | | | | | | | | | | | | | | | ٠. | | ٠. | | ٠., | | | . ,2 | 2-79 |
| TLV23411 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | 2- | 103 |
| TLV2341Y | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | 2- | 103 |
| TLV23421 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | 153 |
| TLV2342Y | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | 2- | 153 |
| TLV23441 | | | | | | | | | | | | | | ٠. | | | | | | | | ٠. | | | | | | | | 2- | -177 |
| TLV2344Y | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | 2. | -177 |
| TLV23521 | | | ٠, . | | | | | | | ٠. | | | ٠. | | | | | | ٠. | ٠. | | | | | ٠. | | | | | 2- | -201 |
| TLV2352\ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | 2- | 201 |
| TLV23541 | | | | | | | | | | | | ٠., | | ٠. | ٠. | ٠. | | | | | | | ٠. | | | | | | | 2- | -213 |
| TI 1/22541 | / | | | | | | | | | | | | | | | | | | | | | | | | | | | | | 2 | 212 |



voltage regulator

T_A = 25°C

| DESCRIPTION | OUTPUT VOLTAGE (V) | OUTPUT CURRENT RATING | OUTPUT VOLTAGE TOLERANCE (±%) | TYPE | PACKAGE | PAGE NO. |
|--------------------------|--------------------------|-----------------------------|-------------------------------------|------------|-----------|-------------|
| Low-Dropout, 3.3 V Fixed | 3.3 | 500 mA | 1 | TLV2217-33 | KC, N, PW | 2–3 |

operational amplifiers

 V_{DD} = 3 V, T_A = 25°C

| DESCRIPTION | | PLY rage V) | V _{IO} (mV) | I _{IB} (pA) | AVD (V/mV) | B ₁ (kHz) | SR (V/μs) | TYPE | PACKAGES | PAGE NO. |
|---|-------------|-------------------|-------------------------|----------------------|---------------|-------------------------|---------------------|----------|----------|-------------|
| | MIN | MAX | MAX | TYP | MIN | TYP | TYP | | | |
| Dual, Low-Power | 2 | 8 | 9 | 0.6 | 50 | 27 | 0.03 | TLV23221 | D, P, PW | 2-7 |
| Quad, Low-Power | 2 | 8 | 10 | 0.6 | 50 | 27 | 0.03 | TLV23241 | D, N, PW | 2-31 |
| Dual, Medium-Power | 2 | 8 | 9 | 0.6 | 25 | 300 | 0.43 | TLV23321 | D, P, PW | 2-55 |
| Quad, Medium-Power | 2 | 8 | 10 | 0.6 | 25 | 300 | 0.43 | TLV23341 | D, N, PW | 2-79 |
| Single, Programmable High-Bias Mode Medium-Bias Mode Low-Bias Mode | 2 2 2 | 8 8 8 | 8 8 8 | 0.6 0.6 0.6 | 3 25 50 | 790 300 27 | 2.1 0.43 0.03 | TLV23411 | D, P, PW | 2–103 |
| Dual, High-Speed | 2 | 8 | 9 | 0.6 | 3 | 790 | 2.1 | TLV23421 | D, P, PW | 2-153 |
| Quad, High-Speed | 2 | 8 | 10 | 0.6 | 3 | 790 | 2.1 | TLV23441 | D, N, PW | 2-177 |

comparators

 V_{DD} = 3 V, T_A = 25°C

| | SUPPLY | VOLTAGE | | | | RESPONSE | | | |
|--------------------|------------|------------|--------------------------------|--------------------------------|--------------------------------|---------------------|---------|----------|-------------|
| DESCRIPTION | MIN (V) | MAX (V) | V _{IO} MAX (mV) | I _{IB} TYP (pA) | I _{OL} MIN (mA) | TIME TYP (ns) | TYPE | PACKAGES | PAGE NO. |
| Dual, Differential | 2 | 8 | 5 | 5 | 6 | 200 | TLV2352 | D, P, PW | 2-201 |
| Quad, Differential | 2 | 8 | 5 | 5 | 6 | 200 | TLV2354 | D, N, PW | 2-213 |



| Data Sheets | | | 2 | |
|-------------|--|--|---|--|
| Data Sneets | | | 4 | |

- Fixed 3.3-V Output
- ±1% Maximum Output Voltage Tolerance at T_{.1} = 25°C
- 500-mV Maximum Dropout Voltage at 500 mA
- 500-mA Output Current
- ±2% Absolute Output Voltage Variation
- Internal Overcurrent Limiting
- Internal Thermal Overload Protection
- Internal Overvoltage Protection

description

The TLV2217-33 is a low-dropout 3.3-V fixed voltage regulator. The regulator is capable of sourcing 500 mA of current with an input-output differential of 0.5 V or less. The TLV2217-33 provides internal overcurrent limiting, thermal overload protection, and overvoltage protection.


The 0.5-V dropout for the TLV2217-33 makes it ideal for battery applications in 3.3-V logic systems. For example, battery input voltage to the regulator may drop as low as 3.8 V, and the TLV2217-33 will continue to regulate the system. For higher voltage systems, the TLV2217-33 may be operated with a continuous input voltage of 12 V.

The TLV2217-33N and TLV2217-33KC cannot be harmed by temporary mirror image insertion. This regulator is characterized for operation from 0°C to 125°C virtual junction temperature.

N PACKAGE


NC - No internal connection

PW PACKAGE (TOP VIEW)




HEAT SINK – These pins have an internal resistive connection to ground and should be grounded.

(TOP VIEW)



typical application schematic



AVAILABLE OPTIONS

| | | PACKAGE | |
|--------------|--------------------------|-----------------------|---------------------------|
| TJ | PLASTIC POWER (KC) | PLASTIC DIP (N) | SURFACE MOUNT (PW)† |
| 0°C to 125°C | TLV2217-33KC | TLV2217-33N | TLV2217-33PWLE |

[†]The PW package is only available left-end taped and reeled.



SLVS067-D4020, MARCH 1992

absolute maximum ratings over operating virtual junction temperature range (unless otherwise noted)

| Continuous input voltage | |
|--|------------------------------|
| Continuous total dissipation (see Note 1) | See Dissipation Rating Table |
| Operating virtual junction temperature range | 55°C to 150°C |
| Storage temperature range | 65°C to 150°C |
| Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds | |

NOTE 1: Refer to Figures 1 and 2 to avoid exceeding the design maximum virtual junction temperature; these ratings should not be exceeded.

Due to variation in individual device electrical characteristics and thermal resistance, the built-in thermal overload protection may be activated at power levels slightly above or below the rated dissipation.

DISSIPATION RATING TABLE

| DACKACE | POWER RATING | T ≤ 25°C | DERATING FACTOR | T = 70°C | T = 85°C | T = 125°C |
|---------|------------------|--------------|-----------------|--------------|--------------|--------------|
| PACKAGE | AT | POWER RATING | ABOVE T = 25°C | POWER RATING | POWER RATING | POWER RATING |
| KC | TA | 2000 mW | 16 mW/°C | 1280 mW | 1040 mW | 400 mW |
| KC | T _C † | 20000 mW | 182 mW/°C | 14540 mW | 11810 mW | 4645 mW |
| N.I. | TA | 2250 mW | 18 mW/°C | 1440 mW | 1170 mW | 450 mW |
| Ν | T _C | 11850 mW | 94.8 mW/°C | 7584 mW | 6162 mW | 2370 mW |
| PW | TA | 950 mW | 7.6 mW/°C | 608 mW | 494 mW | 190 mW |
| r- vv | T _C | 4625 mW | 37 mW/°C | 2960 mW | 2405 mW | 925 mW |

[†]Derate above 40°C

DISSIPATION DERATING CURVE




Figure 1

DISSIPATION DERATING CURVE




Figure 2

recommended operating conditions

| | MIN | MAX | UNIT |
|--|------|------|------|
| Input voltage, V _I | 3.80 | 12.0 | V |
| Output current, IO | 0 | 500 | mA |
| Operating virtual junction temperature range, T _J | 0 | 125 | °C - |




| electrical characteristics at V | $I = 4.5 \text{ V}$, $I_{O} = 500 \text{ mA}$, T | J = 25°C (unless otherwise noted) |
|---------------------------------|--|-----------------------------------|
| order or ar actoriotics at 1 | = 110 1, 1 = 000 | |

| PARAMETER | TEST CONDITI | TEST CONDITIONS [†] | | TYP | MAX | UNIT |
|----------------------|---|--|-------|------|-------|------|
| 0.4.4 | $I_O = 20 \text{ mA to } 500 \text{ mA},$ | T _J = 25° C | 3.267 | 3.30 | 3.333 | V |
| Output voltage | V _I = 3.8 V to 5.5 V | T _J = 0°C to 125°C | 3.234 | | 3.366 | V |
| Input regulation | V _I = 3.8 V to 5.5 V | | | 5 | 15 | mV |
| Ripple rejection | f = 120 Hz, Vripple = 1 Vpp | Control of the Contro | | -62 | | dB |
| Output regulation | I _O = 20 mA to 500 mA | | | 5 | 30 | mV |
| Output noise voltage | f = 10 Hz to 100 kHz | | | 500 | | μV |
| December | I _O = 250 mA | | | | 400 | |
| Dropout voltage | IO = 500 mA | | | | 500 | mV |
| Bias current | 10 = 0 | | | 2 | 5 | |
| bias current | I _O = 500 mA | | | 19 | 49 | mA , |

[†] Pulse-testing techniques are used to maintain the virtual junction temperature as close to the ambient temperature as possible. Thermal effects must be taken into account separately. All characteristics are measured with a 0.1-μF capacitor across the input and a 22-μF tantalum capacitor with equivalent series resistance of 1.5 Ω on the output.

COMPENSATION CAPACITOR SELECTION INFORMATION

The TLV2217-33 is a low-dropout regulator. This means that the capacitance loading is important to the performance of the regulator because it is a vital part of the control loop. The capacitor value and the equivalent series resistance (ESR) both affect the control loop and must be defined for the load range and the temperature range. Figures 3 and 4 can be used to establish the capacitance value and ESR range for best regulator performance.





SUPPLY CURRENT

SLOS109-D4033, MAY 1992

100 125

- Wide Range of Supply Voltages Over Specified Temperature Range:
 T_Δ = -40°C to 85°C . . . 2 V to 8 V
- Fully Characterized at 3 V and 5 V
- Single-Supply Operation
- Common-Mode Input-Voltage Range
 Extends Below the Negative Rail and up to
 VDD 1 V at TA = 25°C
- Output Voltage Range Includes Negative Rail
- High Input Impedance . . . 10¹² Ω Typical
- ESD-Protection Circuitry
- Designed-In Latch-Up Immunity


description

The TLV2322 dual operational amplifier is one of a family of devices that has been specifically designed for use in low-voltage single-supply applications. This amplifier is especially well suited to ultra-low power systems that require devices to consume the absolute minimum of supply currents. Each amplifier is fully functional down to a minimum supply voltage of 2 V, is fully characterized, tested, and specified at both 3-V and 5-V power supplies. The common-mode input-voltage range includes the negative rail and extends to within 1 V of the positive rail.

These amplifiers are specifically targeted for use in very low-power, portable, battery-driven applications with the maximum supply current per operational amplifier is specified at only $27 \,\mu\text{A}$ over its full temperature range of $-40 \,^{\circ}\text{C}$ to $85 \,^{\circ}\text{C}$.

Low-voltage and low-power operation has been made possible by using the Texas Instruments silicon gate LinCMOS™ technology. The LinCMOS process also features extremely high

FREE-AIR TEMPERATURE 35 30 VIC = 1 V VO = 1 V No Load VID = 5 V VDD = 5 V VDD = 3 V VDD = 3 V



PW PACKAGE

TA - Free-Air Temperature - °C



AVAILABLE OPTIONS

| | V may | | PACKAGE | | CHIP |
|----------------|-----------------------------------|-------------------------|-----------------------|---------------|-------------|
| TA | V _{IO} max AT 25°C | SMALL OUTLINE (D) | PLASTIC DIP (P) | TSSOP (PW) | FORM (Y) |
| - 40°C to 85°C | 9 mV | TLV2322ID | TLV2322IP | TLV2322IPW | TLV2322Y |

The D package is available taped and reeled. Add R suffix to the device type (e.g., TLV2322IDR). The PW package is only available left-end taped and reeled (e.g., TLV2322IPWLE).

LinCMOS™ is a trademark of Texas Instruments Incorporated



description (continued)


input impedance and ultra-low bias currents making these amplifiers ideal for interfacing to high-impedance sources such as sensor circuits or filter applications.

To facilitate the design of small portable equipment, the TLV2322 is made available in a wide range of package options, including the small-outline and thin-scaled-small-outline packages (TSSOP). The TSSOP package has significantly reduced dimensions compared to a standard surface-mount package. Its maximum height of only 1.1 mm makes it particularly attractive when space is critical.

The device inputs and outputs are designed to withstand –100-mA currents without sustaining latch-up. The TLV2322 incorporates internal ESD-protection circuits that will prevent functional failures at voltages up to 2000 V as tested under MIL-STD 883C, Method 3015.2; however, care should be exercised in handling these devices as exposure to ESD may result in the degradation of the device parametric performance.

TLV2322Y chip information

These chips, properly assembled, display characteristics similar to the TLV2322I (see electrical tables). Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.






equivalent schematic (each amplifier)

| COMPONENT | COUNT | |
|-------------|-------|----|
| Transistors | | 54 |
| Diodes | | 4 |
| Resistors | | 14 |
| Capacitors | | 2 |

[†]Includes both amplifiers and all ESD, bias, and trim circuitry



absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

| Supply voltage, V _{DD} (see Note 1) | |
|--|------------------------------|
| Differential input voltage (see Note 2) | |
| Input voltage range, V _I (any input) | |
| Input current, I | ± 5 mA |
| Output current, IO | \pm 30 mA |
| Duration of short-circuit current at (or below) T _A = 25°C (see Note 3) | Unlimited |
| Continuous total dissipation | See Dissipation Rating Table |
| Operating free-air temperature range, T _A | – 40°C to 85°C |
| Storage temperature range | – 65°C to 150°C |
| Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, P, or | PW package 260°C |

[†]Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "reccommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.

- 2. Differential voltages are at the noninverting input with respect to the inverting input.
- 3. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded (see application section).



TLV23221, TLV2322Y LinCMOS™ LOW-VOLTAGE LOW-POWER DUAL OPERATIONAL AMPLIFIERS

SLOS109-D4033, MAY 1992

DISSIPATION RATING TABLE

| PACKAGE | T _A ≤ 25°C POWER RATING | DERATING FACTOR ABOVE T _A = 25°C | T _A = 85°C POWER RATING |
|---------|---------------------------------------|--|---------------------------------------|
| D | 725 mW | 5.8 mW/°C | 377 mW |
| Р | 1000 mW | 8.0 mW/°C | 520 mW |
| PW | 525 mW | 4.2 mW/°C | 273 mW |

recommended operating conditions

| | | MIN | MAX | UNIT |
|--|-----------------------|-------|-----|------|
| Supply voltage, V _{DD} | | 2 | 8 | V |
| Common-mode input voltage, V _{IC} | V _{DD} = 3 V | - 0.2 | 1.8 | ., |
| Common-mode input voltage, vIC | $V_{DD} = 5 V$ | - 0.2 | 3.8 | V |
| Operating free-air temperature, TA | | - 40 | 85 | °C |



ILVZJZZI LinCMOS™ LOW-VOLTAGE LOW-POWER **DUAL OPERATIONAL AMPLIFIERS**

SLOS109-D4033, MAY 1992

electrical characteristics at specified free-air temperature (unless otherwise noted)

| | DADAMETED | PARAMETER TEST CONDITIONS TAT | | ٧ | DD = 3 | ٧ | V | DD = 5 | V | UNIT |
|---------------------------------|---|---|--------------------|------------------|--------------------|--------------------|-------------|--------------------|------------|-------|
| | PARAMETER | | 'A' | MIN | TYP | MAX | MIN | TYP | MAX | UNIT |
| | | $V_O = 1 V$, $V_{IC} = 1 V$, | 25°C | | 1.1 | 9 | | 1.1 | 9 | mV |
| V _{IO} | Input offset voltage | $R_S = 50 \Omega$, $R_L = 1 M\Omega$ | Full range | | | 11 | | | 11 | 1114 |
| αΝΙΟ | Average temperature coefficient of input offset voltage | | 25°C to 85°C | | 1 | | | 1.1 | | μV/°C |
| 110 | Input offset current (see Note 4) | V _O = 1 V, V _{IC} = 1 V | 25°C 85°C | | 0.1 22 | 1000 | | 0.1 | 1000 | рA |
| I _{IB} | Input bias current (see Note 4) | V _O = 1 V, V _{IC} = 1 V | 25°C 85°C | | 0.6 175 | 2000 | | 0.6 | 2000 | pА |
| | Common-mode input | 10 | 25°C | - 0.2 to 2 | - 0.3 to 2.3 | 2000 | - 0.2 to | - 0.3 to 4.2 | 2000 | V |
| VICR voltage range (see Note 5) | | Full range | - 0.2 to 1.8 | | | - 0.2 to 3.8 | | | v | |
| VOH | High-level output voltage | V _{IC} = 1 V, V _{ID} = 100 mV, I _{OL} = -1 mA | 25°C Full range | 1.75 | 1.9 | | 3.2 | 3.8 | | V |
| V _{OL} | Low-level output voltage | V _{IC} = 1 V, V _{ID} = - 100 mV, I _{OL} = 1 mA | 25°C Full range | | 115 | 150 190 | | 95 | 150 190 | mV |
| AVD | Large-signal differential | $V_{IC} = 1 V$, $R_L = 1 M\Omega$, | 25°C | 50 | 400 | | 50 | 520 | | V/mV |
| | voltage amplification | See Note 6 V _O = 1 V, | Full range 25°C | 50 65 | 88 | | 65 | 94 | | - |
| CMRR | Common-mode rejection ratio | $V_{IC} = V_{ICR}^{min}$, $R_S = 50 \Omega$ | Full range | 60 | | | 60 | | | dB |
| k _{SVR} | Supply-voltage rejection ratio (ΔV _{DD} / ΔV _{IO}) | $V_{DD} = 3 \text{ V to 5 V},$ $V_{IC} = 1 \text{ V}, V_{O} = 1 \text{ V},$ $R_{S} = 50 \Omega$ | 25°C Full range | 70 65 | 86 | | 70 65 | 86 | | dB |
| JDD | Supply current | V _O = 1 V, V _{IC} = 1 V, | 25°C | | 12 | 34 | | 20 | 34 | μА |
| 55 | | No load | Full range | | | 54 | | | 54 | |

†Full range is - 40°C to 85°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually.
6. At V_{DD} = 5 V, V_{OPP} = 0.25 V to 2 V; at V_{DD} = 3 V, V_O = 0.5 V to 1.5 V.



TLV2322 LinCMOS™ LOW-VOLTAGE LOW-POWER DUAL OPERATIONAL AMPLIFIERS

SLOS109-D4033, MAY 1992

operating characteristics at specified free-air temperature, $V_{DD} = 3 V$

| | PARAMETER | TEST COND | ITIONS | TA | MIN TYP | MAX | UNIT |
|----------------|--|---|--|-------|---------|-----|--------|
| CD. | R Slew rate at unity gain $ \begin{vmatrix} V_{ C} = 1 \text{ V}, \\ R_L = 1 \text{ M}\Omega, \\ C_L = 20 \text{ pF}, \\ \text{See Figure 30} \end{vmatrix} $ | | B 1MO | | 0.02 | | |
| SR | | 85°C | 0.02 | | V/μs | | |
| Vn | Equivalent input noise voltage | f = 1 kHz, R _S = 10 See Figure 31 | 00 Ω, | 25°C | 68 | | nV/√Hz |
| _ | Maniana | or output swing bandwidth $V_O = V_{OH}, C_L = 20 \text{ pF}, \\ R_L = 1 \text{ M}\Omega, \text{See Figure 30}$ | | 25°C | 2.5 | | |
| ВОМ | maximum output swing bandwidth | | | 85°C | 2 | | kHz |
| D. | Unity-gain bandwidth | $V_i = 10 \text{ mV}, C_i = 20$ |) pF, | 25°C | 27 | | .,, |
| В ₁ | Only-gain bandwidth $R_L = 1 M\Omega$, See Figure 32 | | $R_L = 1 \text{ M}\Omega$, See Figure 32 85°C | | 21 | | kHz |
| | | $V_i = 10 \text{ mV}, f = B_1,$ | | -40°C | 39° | | |
| ϕ_{m} | Phase margin | $C_{\parallel} = 20 \text{pF}, R_{\parallel} = 1 \text{M}\Omega,$ | | 25°C | 34° | | |
| | | See Figure 32 | | 85°C | 28° | | |

operating characteristics at specified free-air temperature, $V_{DD} = 5 V$

| | PARAMETER TEST CONDITIONS | | TA | MIN TYP | MAX | UNIT | |
|----------------|--------------------------------|--|-----------------------------------|---------|------|------|--------|
| | | | | 25°C | 0.03 | | |
| 0.0 | | $V_{IC} = 1 V$, $R_{I} = 1 M\Omega$, | V _{IPP} = 1 V | 85°C | 0.03 | | |
| SR | Slew rate at unity gain | $C_L = 20 pF$ | | 25°C | 0.03 | | V/µs |
| | | See Figure 30 | V _{IPP} = 2.5 V | 85°C | 0.02 | | |
| Vn | Equivalent input noise voltage | f = 1 kHz, R _S = See Figure 31 | 100 Ω, | 25°C | 68 | | nV/√Hz |
| D | Maximum output swing bandwidth | V _O = V _{OH} , C _I = 20 pF, | | 25°C | 5 | | |
| ВОМ | waximum output swing bandwidth | $R_L = 1 M\Omega$, See F | $R_L = 1 M\Omega$, See Figure 30 | | 4 | | kHz |
| D. | Unity-gain bandwidth | V _i = 10 mV, C ₁ = 2 | 20 pF, | 25°C | 85 | | |
| B ₁ | Offity-gailt barlowidin | $R_L = 1 M\Omega$, See F | | 85°C | 55 | | kHz |
| | | $V_i = 10 \text{ mV}, f = B_1$ | , | -40°C | 38° | | |
| ϕ_{m} | Phase margin | C _L = 20 pF, R _L = | 1 MΩ, | 25°C | 34° | | |
| | | See Figure 32 | | 85°C | 28° | | |



LinCMOS™ LOW-VOLTAGE LOW-POWER DUAL OPERATIONAL AMPLIFIERS

electrical characteristics at specified free-air temperature, T_A = 25°C (unless otherwise noted)

| DADAMETED | | TEST CONDITIONS | \ | V _{DD} = 3 V | | 1 | DD = 5 | ٧ | LINUT |
|------------------|--|--|-------------|-----------------------|-----|-------------|--------------------|-----|-------|
| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | MIN | TYP | MAX | UNIT |
| V _{IO} | Input offset voltage | $V_O = 1 \text{ V}, V_{IC} = 1 \text{ V},$ $R_S = 50 \Omega, R_L = 1 \text{ M}\Omega$ | | 1.1 | 9 | | 1.1 | 9 | mV |
| lo | Input offset current (see Note 4) | V _O = 1 V, V _{IC} = 1 V | | 0.1 | | | 0.1 | | pA |
| lв | Input bias current (see Note 4) | V _O = 1 V, V _{IC} = 1 V | | 0.6 | | | 0.6 | | pΑ |
| V _{ICR} | Common-mode input voltage range (see Note 5) | | - 0.2 to | - 0.3 to 2.3 | | - 0.2 to | - 0.3 to 4.2 | | v |
| VOH | High-level output voltage | V _{IC} = 1 V, V _{ID} = 100 mV, I _{OL} = -1 mA | 1.75 | 1.9 | | 3.2 | 3.8 | | V |
| V _{OL} | Low-level output voltage | $V_{IC} = 1 \text{ V}, V_{ID} = -100 \text{ mV},$ $I_{OL} = 1 \text{ mA}$ | | 115 | 150 | | 95 | 150 | mV |
| A _{VD} | Large-signal differential voltage amplification | $V_{IC} = 1 \text{ V}, \text{ R}_{L} = 1 \text{ M}\Omega,$ See Note 6 | 50 | 400 | | 50 | 520 | | V/mV |
| CMRR | Common-mode rejection ratio | $V_O = 1 \text{ V, } V_{IC} = V_{ICR} \text{min,}$ $R_S = 50 \Omega$ | 65 | 88 | | 65 | 94 | | dB |
| ksvr | Supply-voltage rejection ratio $(\Delta V_{DD} / \Delta V_{IO})$ | $V_{DD} = 3 \text{ V to 5 V, V}_{IC} = 1 \text{ V,}$ $V_{O} = 1 \text{ V, R}_{S} = 50 \Omega$ | 70 | 86 | | 70 | 86 | | dB |
| IDD | Supply current | V _O = 1 V, V _{IC} = 1 V, No load | | 12 | 34 | | 20 | 34 | μА |

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually.
6. At V_{DD} = 5 V, V_O = 0.25 V to 2 V; at V_{DD} = 3 V, V_O = 0.5 V to 1.5 V.



TLV2322I LinCMOS™ LOW-VOLTAGE LOW-POWER DUAL OPERATIONAL AMPLIFIERS

SLOS109-D4033, MAY 1992


TYPICAL CHARACTERISTICS

table of graphs

| | | | FIGURE |
|----------------------------------|--|-------------------------------|--------|
| V _{IO} | Input offset voltage | Distribution | 1, 2 |
| ανιο | Input offset voltage temperature coefficient | Distribution | 3, 4 |
| | | vs Output current | 5 |
| V_{OH} | High-level output voltage | vs Supply voltage | 6 |
| | | vs Temperature | 7 |
| | | vs Common-mode input voltage | 8 |
| V | Low-level output voltage | vs Temperature | 9, 11 |
| V _{OL} | Low-level output voltage | vs Differential input voltage | 10 |
| | | vs Low-level output current | 12 |
| ۸ | Differential voltage amplification | vs Supply voltage | 13 |
| AVD | Differential voltage amplification | vs Temperature | 14 |
| I _{IB} /I _{IO} | Input bias and offset current | vs Temperature | 15 |
| V _{IC} | Common-mode input voltage | vs Supply voltage | 16 |
| I | Supply current | vs Supply voltage | 17 |
| IDD | Supply current | vs Temperature | 18 |
| SR | Slew rate | vs Supply voltage | 19 |
| Sh. | Siew Tate | vs Temperature | 20 |
| V _(OPP) | Maximum peak-to-peak output voltage | vs Frequency | 21 |
| | Gain-bandwidth product | vs Temperature | 22 |
| B ₁ | Gain-baridwidth product | vs Supply voltage | 23 |
| A _{VD} | Differential voltage amplification and phase shift | vs Frequency | 24, 25 |
| | | vs Supply voltage | 26 |
| φm | Phase margin | vs Temperature | 27 |
| | | vs Load capacitance | 28 |
| Vn | Equivalent input noise voltage | vs Frequency | 29 |



TYPICAL CHARACTERISTICS



DISTRIBUTION OF TLV2322 INPUT OFFSET VOLTAGE TEMPERATURE COEFFICIENT




Figure 3

DISTRIBUTION OF TLV2322 INPUT OFFSET VOLTAGE




Figure 2

DISTRIBUTION OF TLV2322 INPUT OFFSET VOLTAGE TEMPERATURE COEFFICIENT





Figure 4



TYPICAL CHARACTERISTICS



HIGH-LEVEL OUTPUT VOLTAGE
vs
FREE-AIR TEMPERATURE





Figure 7



LOW-LEVEL OUTPUT VOLTAGE

VS

COMMON-MODE INDUIT VOLTAGE





Figure 8



TYPICAL CHARACTERISTICS



7





Figure 11



LOW-LEVEL OUTPUT VOLTAGE vs




Figure 12



LARGE-SIGNAL

SLOS109-DXXXX, MAY 1992

TYPICAL CHARACTERISTICS





Figure 13

INPUT BIAS CURRENT AND INPUT OFFSET
CURRENT



LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION vs





Figure 14

COMMON-MODE INPUT VOLTAGE POSITIVE LIMIT



NOTE 4: The typical values of input bias current and input offset current below 5 pA were determined mathematically.



SLOS109-DXXXX, MAY 1992

TYPICAL CHARACTERISTICS




Figure 17

0.07

0.06

0.05

0.04

0.03

0.02

0.01

0.00 -

SR – Slew Rate – V/μs

VIC = 1 V

 $V_{IPP} = 1 V$

 $R_L = 1 M\Omega$ $C_L = 20 pF$ $T_A = 25 °C$

Ay = 1

SLEW RATE

SUPPLY VOLTAGE



Figure 19

4

V_{DD} - Supply Voltage - V




Figure 18

SLEW RATE





Figure 20



8

TYPICAL CHARACTERISTICS






Figure 22


UNITY-GAIN BANDWIDTH

SUPPLY VOLTAGE 120 V_i = 10 mV $R_L = 1 M\Omega$ - Unity-Gain Bandwidth - MHz CL = 20 pF 100 TA = 25°C 90 80 70 60 50 40 30 20 0 5 7 1 3 4 V_{DD} - Supply Voltage - V


Figure 23

TYPICAL CHARACTERISTICS

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT





LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT





TYPICAL CHARACTERISTICS






PHASE MARGIN

٧s

PHASE MARGIN LOAD CAPACITANCE 40






Figure 28

Figure 29

f - Frequency - Hz

1000



0

1

PARAMETER MEASUREMENT INFORMATION

single-supply versus split-supply test circuits

Because the TLV2322 is optimized for single-supply operation, circuit configurations used for the various tests often present some inconvenience since the input signal, in many cases, must be offset from ground. This inconvenience can be avoided by testing the device with split supplies and the output load tied to the negative rail. A comparison of single-supply versus split-supply test circuits is shown below. The use of either circuit will give the same result.




Figure 30. Unity-Gain Amplifier




Figure 31. Noise Test Circuit




Figure 32. Gain-of-100 Inverting Amplifier



PARAMETER MEASUREMENT INFORMATION

input bias current

Because of the high input impedance of the TLV2322 operational amplifier, attempts to measure the input bias current can result in erroneous readings. The bias current at normal ambient temperature is typically less than 1 pA, a value that is easily exceeded by leakages on the test socket. Two suggestions are offered to avoid erroneous measurements:

- 1. Isolate the device from other potential leakage sources. Use a grounded shield around and between the device inputs (see Figure 33). Leakages that would otherwise flow to the inputs will be shunted away.
- Compensate for the leakage of the test socket by actually performing an input bias current test (using a picoammeter) with no device in the test socket. The actual input bias current can then be calculated by subtracting the open-socket leakage readings from the readings obtained with a device in the test socket.

One word of caution, many automatic testers as well as some bench-top operational amplifier testers use the servo-loop technique with a resistor in series with the device input to measure the input bias current (the voltage drop across the series resistor is measured and the bias current is calculated). This method requires that a device be inserted into the test socket to obtain a correct reading; therefore, an open-socket reading is not feasible using this method.




Figure 33. Isolation Metal Around Device Inputs (P Dual-In-Line Package)

low-level output voltage

To obtain low-supply-voltage operation, some compromise is necessary in the input stage. This compromise results in the device low-level output being dependent on both the common-mode input voltage level as well as the differential input voltage level. When attempting to correlate low-level output readings with those quoted in the electrical specifications, these two conditions should be observed. If conditions other than these are to be used, please refer to the Typical Characteristics section of this data sheet.

input offset voltage temperature coefficient

Erroneous readings often result from attempts to measure temperature coefficient of input offset voltage. This parameter is actually a calculation using input offset voltage measurements obtained at two different temperatures. When one (or both) of the temperatures is below freezing, moisture can collect on both the device and the test socket. This moisture will result in leakage and contact resistance which can cause erroneous input offset voltage readings. The isolation techniques previously mentioned have no effect on the leakage since the moisture also covers the isolation metal itself, thereby rendering it useless. It is suggested that these measurements be performed at temperatures above freezing to minimize error.

full power response

Full power response, the frequency above which the operational amplifier slew rate limits the output voltage swing, is often specified two ways: full-linear response and full-peak response. The full-linear response is



PARAMETER MEASUREMENT INFORMATION

generally measured by monitoring the distortion level of the output while increasing the frequency of a sinusoidal input signal until the maximum frequency is found above which the output contains significant distortion. The full-peak response is defined as the maximum output frequency, without regard to distortion, above which full peak-to-peak output swing cannot be maintained.

Because there is no industry-wide accepted value for significant distortion, the full-peak response is specified in this data sheet and is measured using the circuit of Figure 30. The initial setup involves the use of a sinusoidal input to determine the maximum peak-to-peak output of the device (the amplitude of the sinusoidal wave is increased until clipping occurs). The sinusoidal wave is then replaced with a square wave of the same amplitude. The frequency is then increased until the maximum peak-to-peak output can no longer be maintained (Figure 34). A square wave is used to allow a more accurate determination of the point at which the maximum peak-to-peak output is reached.




Figure 34. Full-Power-Response Output Signal

test time

Inadequate test time is a frequent problem, especially when testing CMOS devices in a high-volume, short-test-time environment. Internal capacitances are inherently higher in CMOS than in bipolar and BiFET devices, and require longer test times than their bipolar and BiFET counterparts. The problem becomes more pronounced with reduced supply levels and lower temperatures.

TYPICAL APPLICATION DATA

single-supply operation

While the TLV2322 will perform well using dual-power supplies (also called balanced or split supplies), the design is optimized for single-supply operation.

This includes an input common-mode voltage range that encompasses ground as well as an output voltage range that pulls down to ground. The supply voltage range extends down to 2 V, thus allowing operation with supply levels commonly available for TTL and HCMOS.

Many single-supply applications require that a voltage be applied to one input to establish a reference level that is above ground. This virtual ground can be generated using two large resistors, but a prefered technique is to use a virtual ground generator such as the TLE2426. The TLE2426 supplies an accurate voltage equal to $V_{DD}/2$, while consuming very little power, and is suitable for supply voltages of greater than 4 V.




Figure 35. Inverting Amplifier With Voltage Reference



TYPICAL APPLICATION DATA

The TLV2322 works well in conjunction with digital logic; however, when powering both linear devices and digital logic from the same power supply, the following precautions are recommended:

- Power the linear devices from separate bypassed supply lines (see Figure 36); otherwise, the linear device supply rails can fluctuate due to voltage drops caused by high switching currents in the digital logic.
- 2. Use proper bypass techniques to reduce the probability of noise-induced errors. Single capacitive decoupling is often adequate; however, RC decoupling may be necessary in high-frequency applications.




Figure 36. Common Versus Separate Supply Rails

input characteristics

The TLV2322 is specified with a minimum and a maximum input voltage that, if exceeded at either input, could cause the device to malfunction. Exceeding this specified range is a common problem, especially in single-supply operation. Note that the lower range limit includes the negative rail, while the upper range limit is specified at $V_{DD}-1$ V at $T_A=25^{\circ}C$ and at $V_{DD}-1.2$ V at all other temperatures.

The use of the polysilicon-gate process and the careful input circuit design gives the TLV2322 very good input offset voltage drift characteristics relative to conventional metal-gate processes. Offset voltage drift in CMOS devices is highly influenced by threshold voltage shifts caused by polarization of the phosphorus dopant implanted in the oxide. Placing the phosphorus dopant in a conductor (such as a polysilicon gate) alleviates the polarization problem, thus reducing threshold voltage shifts by more than an order of magnitude. The offset voltage drift with time has been calculated to be typically $0.1~\mu V/month$, including the first month of operation.

Because of the extremely high input impedance and resulting low-bias current requirements, the TLV2322 is well suited for low-level signal processing; however, leakage currents on printed circuit boards and sockets can easily exceed bias-current requirements and cause a degradation in device performance. It is good practice to include guard rings around inputs (similar to those of Figure 33 in the Parameter Measurment Information section). These guards should be driven from a low-impedance source at the same voltage level as the common-mode input (see Figure 37).

The inputs of any unused amplifiers should be tied to ground to avoid possible oscillation.



TYPICAL APPLICATION DATA




Figure 37. Guard Ring Schemes

noise performance

The noise specifications in operational amplifier circuits are greatly dependent on the current in the first-stage differential amplifier. The low input bias current requirements of the TLV2322 results in a very low noise current, which is insignificant in most applications. This feature makes the devices especially favorable over bipolar devices when using values of circuit impedance greater than 50 k Ω , since bipolar devices exhibit greater noise currents.

feedback

Operational amplifier circuits nearly always employ feedback, and since feedback is the first prerequisite for oscillation, a little caution is appropriate. Most oscillation problems result from driving capacitive loads and ignoring stray input capacitance. A small-value capacitor connected in parallel with the feedback resistor is an effective remedy (see Figure 38). The value of this capacitor is optimized empirically.

electrostatic discharge protection

The TLV2322 incorporates an internal electrostatic discharge (ESD) protection circuit that will prevent




Figure 38. Compensation for Input Capacitance

functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2. Care should be exercised, however, when handling these devices as exposure to ESD may result in the degradation of the device parametric performance. The protection circuit also causes the input bias currents to be temperature dependent and have the characteristics of a reverse-biased diode.

latch-up

Because CMOS devices are susceptible to latch-up due to their inherent parasitic thyristors, the TLV2322 inputs and output are designed to withstand –100-mA surge currents without sustaining latch-up; however, techniques should be used to reduce the chance of latch-up whenever possible. Internal protection diodes



TYPICAL APPLICATION DATA

should not by design be forward biased. Applied input and output voltage should not exceed the supply voltage by more than 300 mV. Care should be exercised when using capacitive coupling on pulse generators. Supply transients should be shunted by the use of decoupling capacitors (0.1 μ F typical) located across the supply rails as close to the device as possible.

The current path established if latch-up occurs is usually between the positive supply rail and ground and can be triggered by surges on the supply lines and/or voltages on either the output or inputs that exceed the supply voltage. Once latch-up occurs, the current flow is limited only by the impedance of the power supply and the forward resistance of the parasitic thyristor and usually results in the destruction of the device. The chance of latch-up occuring increases with increasing temperature and supply voltages.

output characteristics

The output stage of the TLV2322 is designed to sink and source relatively high amounts of current (see Typical Characteristics). If the output is subjected to a short-circuit condition, this high-current capability can cause device damage under certain conditions. Output current capability increases with supply voltage.

Although the TLV 2322 possesses excellent highlevel output voltage and current capability, methods are available for boosting this capability, if needed. The simplest method involves the use of a pullup resistor (Rp) connected from the output to the positive supply rail (see Figure 39). There are two disadvantages to the use of this circuit. First, the NMOS pulldown transistor, N4 (see equivalent schematic) must sink a comparatively large amount of current. In this circuit, N4 behaves like a linear resistor with an on-resistance between approximately 60 Ω and 180 Ω , depending on how hard the operational amplifier input is driven. With very low values of Rp, a voltage offset from 0 V at the output will occur. Secondly, pullup resistor Rp acts as a drain load to N4 and the gain of the operational amplifier is reduced at output voltage levels where N5 is not supplying the output current.

All operating characteristics of the TLV2322 are measured using a 20-pF load. The devices will drive higher capacitive loads; however, as output load capacitance increases, the resulting response pole occurs at lower frequencies, thereby causing ringing, peaking, or even oscillation (see Figures 41, 42, and 43). In many cases, adding some compensation in the form of a series resistor in the feedback loop will alleviate the problem.




Figure 39. Resistive Pullup to Increase VOH






Figure 40. Test Circuit for Output Characteristics



TYPICAL APPLICATION DATA







(a) $C_L = 20 \text{ pF}$, $R_L = NO \text{ LOAD}$


(b) $C_L = 130 \text{ pF}$, $R_L = NO \text{ LOAD}$

(c) $C_L = 150 \text{ pF}$, $R_L = NO \text{ LOAD}$

Figure 41. Effect of Capacitive Loads in High-Bias Mode









(a) $C_L = 20 pF$, $R_L = NO LOAD$


(b) $C_L = 170 \text{ pF}$, $R_L = NO \text{ LOAD}$

(c) $C_L = 190 pF$, $R_L = NO LOAD$

Figure 42. Effect of Capacitive Loads in Medium-Bias Mode







(a) $C_L = 20 pF$, $R_L = NO LOAD$

(b) $C_L = 260 pF$, $R_L = NO LOAD$

(c) $C_L = 310 \text{ pF}$, $R_L = NO \text{ LOAD}$

Figure 43. Effect of Capacitive Loads in Low-Bias Mode



- Wide Range of Supply Voltages Over Specified Temperature Range:
 T_Δ = -40°C to 85°C...2 V to 8 V
- Fully Characterized at 3 V and 5 V
- Single-Supply Operation
- Common-Mode Input-Voltage Range Extends Below the Negative Rail and up to V_{DD} - 1 V at 25°C
- Output Voltage Range Includes Negative Rail
- High Input Impedance . . . $10^{12} \Omega$ Typical
- ESD-Protection Circuitry
- Designed-In Latch-Up Immunity


description

The TLV2324 quad operational amplifier is one of a family of devices that has been specifically designed for use in low-voltage, single-supply applications. This amplifier is especially well suited to ultra-low power systems that require devices to consume the absolute minimum of supply currents. Each amplifier is fully functional down to a minimum supply voltage of 2 V, is fully characterized, tested, and specified at both 3-V and 5-V power supplies. The common-mode input-voltage range includes the negative rail and extends to within 1 V from the positive rail.


These amplifiers are specifically targeted for use in very low-power, portable, battery-driven applications with the maximum supply current per operational amplifier specified at only $27 \mu A$ over its full temperature range of $-40^{\circ}C$ to $85^{\circ}C$.

Low-voltage and low-power operation has been made possible by using the Texas Instruments


SUPPLY CURRENT vs FREE-AIR TEMPERATURE



D OR N PACKAGE (TOP VIEW)



PW PACKAGE (TOP VIEW)



AVAILABLE OPTIONS

| The Age of | V mov | | PACKAGE | | CHIP |
|----------------|-----------------------------------|---------------|-----------|---------------|-------------|
| TA | V _{IO} max AT 25°C | SMALL PLASTIC | | TSSOP (PW) | FORM (Y) |
| – 40°C to 85°C | 10 mV | TLV2324ID | TLV2324IN | TLV2324IPW | TLV2324Y |

The D package is available taped and reeled. Add R suffix to the device type (e.g., TLV2324IDR). The PW package is only available left-end taped and reeled (e.g., TLV2324IPWLE).

LinCMOS™ is a trademark of Texas Instruments Incorporated



description (continued)


silicon gate, LinCMOS™ technology. The LinCMOS process also features extremely high input impedance and ultra-low bias currents making them ideal for interfacing to high-impedance sources such as in sensor circuits or filter applications.

To facilitate the design of small portable equipment, the TLV2324 is made available in a wide range of package options, including the small-outline and thin-scaled-small-outline packages (TSSOP). The TSSOP package has significantly reduced dimensions compared to a standard surface-mount package. Its maximum height of only 1.1 mm makes it particularly attractive when space is critical.

The device inputs and outputs are designed to withstand –100-mA currents without sustaining latch-up. The TLV2324 incorporates internal ESD-protection circuits that will prevent functional failures at voltages up to 2000 V as tested under MIL-STD 883C, Method 3015.2; however, care should be exercised in handling these devices as exposure to ESD may result in the degradation of the device parametric performance.

TLV2324Y chip information

These chips, properly assembled, display characteristics similar to the TLV2324I (see electrical tables). Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.






equivalent schematic (each amplifier)

| COMPONENT | COUNT | |
|-------------|-------|-----|
| Transistors | | 108 |
| Diodes | | 8 |
| Resistors | | 28 |
| Capacitors | | 4 |

†Includes all amplifiers, ESD, bias, and trim circuitry



absolute maximum ratings over operating free-air temperature (unless otherwise noted)

| Supply voltage, V _{DD} (see Note 1) | ٧ |
|--|----|
| Differential input voltage (see Note 2) | D |
| Input voltage range, V $_{ m I}$ (any input) $\dots \dots \dots$ | D |
| Input current, I ± 5 m | ١Ā |
| Output current, IO ± 30 m | ١A |
| Duration of short-circuit current at (or below) T _A = 25°C (see Note 3) | ed |
| Continuous total dissipation | le |
| Operating free-air temperature range, T _A | C |
| Storage temperature range – 65°C to 150° | C |
| Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, N, or PW package 260° | C. |

†Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "reccommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.
 - 2. Differential voltages are at the noninverting input with respect to the inverting input.
 - 3. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded (see application section).



TLV2324I, TLV2324Y LinCMOS™ LOW-VOLTAGE LOW-POWER QUAD OPERATIONAL AMPLIFIERS

SLOS111-D4034, MAY 1992

DISSIPATION RATING TABLE

| PACKAGE | T _A ≤ 25°C POWER RATING | DERATING FACTOR ABOVE T _A = 25°C | T _A = 85°C POWER RATING |
|---------|---------------------------------------|--|---------------------------------------|
| D | 950 mW | 7.6 mW/°C | 494 mW |
| N | 1575 mW | 12.6 mW/°C | 819 mW |
| PW | 700 mW | 5.6 mW/°C | 364 mW |

recommended operating conditions

| | | MIN | MAX | UNIT |
|--|-----------------------|-------|-----|------|
| Supply voltage, V _{DD} | | 2 | 8 | V |
| Common-mode input voltage, V _{IC} | V _{DD} = 3 V | - 0.2 | 1.8 | V |
| | V _{DD} = 5 V | - 0.2 | 3.8 | |
| Operating free-air temperature, TA | | - 40 | 85 | °C |



TLV2324I LinCMOS™ LOW-VOLTAGE LOW-POWER QUAD OPERATIONAL AMPLIFIERS

SLOS111-D4034, MAY 1992

electrical characteristics at specified free-air temperature (unless otherwise noted)

| DADAMETER | | TEST CONDITIONS | TAT | V | DD = 3 | ٧ | ٧ | DD = 5 | ٧ | UNIT |
|------------------|---|---|-----------------|------|--------|------|-------|--------|------|-------|
| | PARAMETER | TEST CONDITIONS | 'A' | MIN | TYP | MAX | MIN | TYP | MAX | UNIT |
| | | V _O = 1 V, V _{IC} = 1 V, | 25°C | | 1.1 | 10 | | 1,1 | 10 | mV |
| VIO | Input offset voltage | $R_S = 50 \Omega$, $R_L = 1 M\Omega$ | Full range | | | 12 | | | 12 | 1114 |
| ανιο | Average temperature coefficient of input offset voltage | | 25°C to 85°C | | 1 | | | 1.1 | | μV/°C |
| | 1 | V _O = 1 V, | 25°C | | 0.1 | | | 0.1 | | рА |
| 10 | Input offset current (see Note 4) | V _{IC} = 1 V | 85°C | | 22 | 1000 | | 24 | 1000 | PA |
| | Land bir a summer (and Make 4) | V _O = 1 V, | 25°C | | 0.6 | | | 0.6 | | - ^ |
| IB | Input bias current (see Note 4) | V _{IC} = 1 V | 85°C | | 175 | 2000 | | 200 | 2000 | pΑ |
| | | | | -0.2 | - 0.3 | | -0.2 | - 0.3 | | |
| | | | 25°C | to | to | | to | to | | V |
| | Common-mode input voltage range (see Note 5) | | | 2 | 2.3 | | 4 | 4.2 | | |
| V_{ICR} | | | | -0.2 | | | - 0.2 | | | |
| | | | Full range | to | | | to | | | V |
| | | The state of the state | | 1.8 | | | 3.8 | | | |
| Vari | High-level output voltage | V _{IC} = 1 V, V _{ID} = 100 mV, | 25°C | 1.75 | 1.9 | | 3.2 | 3.8 | 7 | V |
| VOH | | I _{OL} = -1 mA | Full range | 1.7 | | | 3 | | | |
| | Law lavel autout valtage | $V_{IC} = 1 \text{ V},$ $V_{ID} = -100 \text{ mV},$ | 25°C | | 115 | 150 | | 95 | 150 | mV |
| VOL | Low-level output voltage | I _{OL} = 1 mA | Full range | | | 190 | | | 190 | 1114 |
| ۸ | Large-signal differential | $V_{IC} = 1 V$, $R_{I} = 1 M\Omega$, | 25°C | 50 | 400 | | 50 | 520 | | V/mV |
| A _{VD} | voltage amplification | See Note 6 | Full range | 50 | | | 50 | | | *//// |
| | | V _O = 1 V, | 25°C | 65 | 88 | | 65 | 94 | | ln. |
| CMRR | Common-mode rejection ratio | $V_{IC} = V_{ICR}$ min, $R_S = 50 \Omega$ | Full range | 60 | | | 60 | - | | dB |
| 1. | Supply-voltage rejection ratio | V _{DD} = 3 V to 5 V, V _{IC} = 1 V, V _O = 1 V, | 25°C | 70 | 86 | | 70 | 86 | | dB |
| ^k SVR | $(\Delta V_{DD} / \Delta V_{IO})$ | $R_S = 50 \Omega$ | Full range | 65 | | | 65 | | | l ab |
| lDD | Supply current | V _O = 1 V, V _{IC} = 1 V, | 25°C | | 24 | 68 | | 39 | 68 | μА |
| טטי | Soppiy dullont | VIC = 1 V, | Full range | | | 108 | | | 108 | |

†Full range is - 40°C to 85°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually.

6. At $V_{DD} = 5 \text{ V}$, $V_{OPP} = 0.25 \text{ V}$ to 2 V; at $V_{DD} = 3 \text{ V}$, $V_{O} = 0.5 \text{ V}$ to 1.5 V.



TLV2324 LinCMOS™ LOW-VOLTAGE LOW-POWER QUAD OPERATIONAL AMPLIFIERS

SLOS111-D4034, MAY 1992

operating characteristics at specified free-air temperature, $V_{\mbox{DD}}$ = 3 V

| PARAMETER | | TEST COND | ITIONS | TA | MIN TYP | MAX | UNIT |
|----------------|--------------------------------|--|------------------------|-------|---------|-----|---------------------------------------|
| SR | Class not a studits and | $V_{IC} = 1 V$, $R_{L} = 1 M\Omega$, | V _{IPP} = 1 V | 25°C | 0.02 | | \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |
| SH | Slew rate at unity gain | C _L = 20 pF, See Figure 30 | Albb = 1 A | 85°C | 0.02 | | V/μs |
| v _n | Equivalent input noise voltage | $f = 1 \text{ kHz}, R_S = 100 \Omega,$ See Figure 31 | | 25°C | 68 | | nV/√Hz |
| _ | Maximum output swing bandwidth | $V_O = V_{OH}$, $C_L = 20 \text{ pF}$, $R_L = 1 \text{ M}\Omega$, See Figure 30 | | 25°C | 2.5 | | |
| ВОМ | | | | 85°C | 2 | | kHz |
| р. | Unity-gain bandwidth | V _i = 10 mV, C _L = 2 | 0 pF, | 25°C | 27 | | |
| B ₁ | Onity-gain bandwidth | $R_L = 1 M\Omega$, See Figure 32 | | 85°C | 21 | | kHz |
| | | $V_i = 10 \text{ mV}, f = B_1,$ | | -40°C | 39° | · | |
| ϕ_{m} | Phase margin | C _L = 20 pF, R _L = 1 | | 25°C | 34° | | 1 |
| | | See Figure 32 | | 85°C | 28° | | |

operating characteristics at specified free-air temperature, $V_{DD} = 5 V$

| | PARAMETER | TEST CON | DITIONS | TA | MIN TYP | MAX | UNIT | | | |
|----------------|--------------------------------|--|--------------------------|-------|---------|-----|--------|--|--|--|
| | | | V . 1 V | 25°C | 0.03 | | | | | |
| SR | Slew rate at unity gain | $V_{IC} = 1 V$, $R_L = 1 M\Omega$, | V _{IPP} = 1 V | 85°C | 0.03 | | 1 | | | |
| 511 | | C _L = 20 pF, | V 05V | 25°C | 0.03 | | V/µs | | | |
| | | See Figure 30 | V _{IPP} = 2.5 V | 85°C | 0.02 | | | | | |
| v _n | Equivalent input noise voltage | $f = 1$ kHz, $R_S = 100$ Ω, See Figure 31 | | 25°C | 68 | | nV/√Hz | | | |
| ВОМ | Maximum output swing bandwidth | $V_O = V_{OH}$, $C_L = 20 \text{ pF}$, $R_L = 1 \text{ M}\Omega$, See Figure 30 | | 25°C | 5 | | | | | |
| DOM | | | | 85°C | 4 | | kHz | | | |
| B ₁ | Unity-gain bandwidth | V _i = 10 mV, C _L = 2 | 20 pF, | 25°C | 85 | | | | | |
| D1 | Officy-gain bandwidth | $R_L = 1 M\Omega$, See F | igure 32 | 85°C | 55 | | kHz | | | |
| | | $V_i = 10 \text{ mV}, f = B_1$ | , | -40°C | 38° | | | | | |
| ϕ_{m} | Phase margin | CL = 20 pF, RL = 1 | Ι ΜΩ, | 25°C | 34° | | 1 | | | |
| | | See Figure 32 | See Figure 32 | | 28° | | 1 | | | |



TLV2324Y LinCMOS™ LOW-VOLTAGE LOW-POWER QUAD OPERATIONAL AMPLIFIERS

SLOS111-D4034, MAY 1992

electrical characteristics at specified free-air temperature, $T_A = 25$ °C (unless otherwise noted)

| DADAMETED | | DADAMETER TEST CONDITIONS | | $V_{DD} = 3 V$ | | | _{DD} = 5 | ٧ | UNIT |
|------------------|---|---|-------------|--------------------|-----|-------------|--------------------|-----|------|
| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | MIN | TYP | MAX | UNIT |
| V _{IO} | Input offset voltage | $V_O = 1 \text{ V}, V_{ C} = 1 \text{ V},$ $R_S = 50 \Omega, R_L = 1M\Omega$ | | 1.1 | 10 | | 1.1 | 10 | mV |
| 10 | Input offset current (see Note 4) | V _O = 1 V, V _{IC} = 1 V | | 0.1 | | | 0.1 | | pΑ |
| lв | Input bias current (see Note 4) | V _O = 1 V, V _{IC} = 1 V | | 0.6 | | | 0.6 | | pΑ |
| V _{ICR} | Common-mode input voltage range (see Note 5) | | - 0.2 to | - 0.3 to 2.3 | | - 0.2 to | - 0.3 to 4.2 | | V |
| V _{ОН} | High-level output voltage | $V_{ C} = 1 \text{ V}, V_{ D} = 100 \text{ mV},$ $I_{OL} = -1 \text{ mA}$ | 1.75 | 1.9 | | 3.2 | 3.8 | | V |
| V _{OL} | Low-level output voltage | $V_{ C} = 1 \text{ V}, V_{ D} = -100 \text{ mV},$ $I_{OL} = 1 \text{ mA}$ | | 115 | 150 | | 95 | 150 | mV |
| A _{VD} | Large-signal differential voltage amplification | $V_{ C} = 1 \text{ V}, \text{ R}_{L} = 1 \text{ M}\Omega,$ See Note 6 | 50 | 400 | | 50 | 520 | | V/mV |
| CMRR | Common-mode rejection ratio | $V_O = 1 V$, $V_{IC} = V_{ICR}$ min, $R_S = 50 \Omega$ | 65 | 88 | | 65 | 94 | | dB |
| ksvr | Supply-voltage rejection ratio (ΔV _{DD} / ΔV _{IO}) | $V_{DD} = 3 \text{ V to 5 V, } V_{IC} = 1 \text{ V,}$ $V_{O} = 1 \text{ V, R}_{S} = 50 \Omega$ | 70 | 86 | | 70 | 86 | | dB |
| lDD | Supply current | $V_{O} = 1 V, V_{IC} = 1 V,$ No load | | 24 | 68 | | 39 | 68 | μА |

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually. 6. At $V_{DD}=5$ V, $V_{O}=0.25$ V to 2 V; at $V_{DD}=3$ V, $V_{O}=0.5$ V to 1.5 V.

TYPICAL CHARACTERISTICS

table of graphs

| | | | FIGURE |
|----------------------------------|--|--|--------|
| VIO | Input offset voltage | Distribution | 1, 2 |
| ανιο | Input offset voltage temperature coefficient | Distribution | 3, 4 |
| | | vs Output current | 5 |
| VOH | High-level output voltage | vs Supply voltage | 6 |
| | | vs Temperature | 7 |
| | | vs Common-mode input voltage | 8 |
| V | Low-level output voltage | vs Temperature | 9, 11 |
| V _{OL} | Low-level output voltage | vs Differential input voltage | 10 |
| | | Distribution vs Output current vs Supply voltage vs Temperature vs Common-mode input voltage vs Temperature | 12 |
| ۸ | Differential voltage amplification | vs Supply voltage | 13 |
| AVD | Differential voltage amplification | vs Temperature | 14 |
| I _{IB} /I _{IO} | Input bias and offset current | vs Temperature | 15 |
| VIC | Common-mode input voltage | vs Supply voltage | 16 |
| 1 | Supply current | vs Supply voltage | 17 |
| IDD | Supply current | vs Temperature vs Temperature vs Supply voltage vs Supply voltage vs Temperature vs Supply voltage vs Temperature vs Temperature | 18 |
| SR | Slew rate | vs Supply voltage | 19 |
| SH | Siew rate | vs Temperature vs Supply voltage vs Temperature put voltage vs Frequency | |
| V _(OPP) | Maximum peak-to-peak output voltage | vs Frequency | 21 |
| B ₁ | Gain-bandwidth product | vs Temperature | 22 |
| □1 | Gain-bandwidth product | vs Supply voltage | 23 |
| A _{VD} | Differential voltage amplification and phase shift | vs Frequency | 24, 25 |
| | And the state of t | vs Supply voltage | 26 |
| φm | Phase margin | vs Temperature | 27 |
| | | vs Load capacitance | 28 |
| Vn | Equivalent input noise voltage | vs Frequency | 29 |



TYPICAL CHARACTERISTICS





Figure 1

DISTRIBUTION OF TLV2324



αVIO – Temperature Coefficient – μV/°C Figure 3

DISTRIBUTION OF TLV2324 INPUT OFFSET VOLTAGE




Figure 2

DISTRIBUTION OF TLV2324 INPUT OFFSET VOLTAGE TEMPERATURE COEFFICIENT





Figure 4



TYPICAL CHARACTERISTICS









Figure 7



LOW-LEVEL OUTPUT VOLTAGE
vs
COMMON-MODE INPUT VOLTAGE




Figure 8

TYPICAL CHARACTERISTICS

LOW-LEVEL OUTPUT VOLTAGE FREE-AIR TEMPERATURE 200 $V_{DD} = 3 V$ 185 VIC = 1 V Vol - Low-Level Output Voltage - mV $V_{ID} = -100 \text{ mV}$ 170 IOL = 1 mA 155 140 125 110 95 80 50 _75 -50 25 50 75 100 125 TA - Free-Air Temperature - °C

Figure 9

LOW-LEVEL OUTPUT VOLTAGE

FREE-AIR TEMPERATURE 900 $V_{DD} = 5 V$ 800 $V_{IC} = 0.5 V$ - Low-Level Output Voltage - mV $V_{ID} = -1 V$ 700 IOL = 5 mA 600 500 400 300 200 Vol 100 -75 - 50 - 2525 50 75 100 TA - Free-Air Temperature - °C

Figure 11

LOW-LEVEL OUTPUT VOLTAGE
vs




Figure 10

LOW-LEVEL OUTPUT VOLTAGE vs





Figure 12

LARGE-SIGNAL

SLOS111 D4034, MAY 1992


TYPICAL CHARACTERISTICS

DIFFERENTIAL VOLTAGE AMPLIFICATION SUPPLY VOLTAGE 2000 \m\ \ $R_L = 1 M\Omega$ 1800 Avp - Differential Voltage Amplification -1600 1400 1200 $T_A = -40^{\circ}C$ 1000 800 600 TA = 25°C 400 200 TA = 85°C 0 0 6 8 V_{DD} - Supply Voltage - V




INPUT BIAS CURRENT AND INPUT OFFSET CURRENT

Figure 13



COMMON-MODE INPUT VOLTAGE POSITIVE LIMIT VS SUPPLY VOLTAGE TA = 25°C Ta = 25°C



NOTE 4: The typical values of input bias current and input offset current below 5 pA were determined mathematically.



SUPPLY CURRENT

SLOS111-D4034, MAY 1992

TYPICAL CHARACTERISTICS

20

- 75 - 50





Figure 17



FREE-AIR TEMPERATURE 120 VIC = 1 V Vo = 1 V No Load 100 IDD - Supply Current - μΑ 80 60 $V_{DD} = 5 V$ 40 $V_{DD} = 3V$

Figure 18


25

TA - Free-Air Temperature - °C

50


75

100 125





TYPICAL CHARACTERISTICS






Figure 21

Figure 22

UNITY-GAIN BANDWIDTH


SUPPLY VOLTAGE 120 $V_i = 10 \text{ mV}$ 110 $R_L = 1 M\Omega$ CL = 20 pF - Unity-Gain Bandwidth - MHz 100 TA = 25°C 90 80 70 60 50 40 30 20 0 V_{DD} - Supply Voltage - V

TEXAS INSTRUMENTS

Figure 23


TYPICAL CHARACTERISTICS

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT




3-4--


LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT






TYPICAL CHARACTERISTICS





PHASE MARGIN

PHASE MARGIN 40






Figure 28

Figure 29



PARAMETER MEASUREMENT INFORMATION

single-supply versus split-supply test circuits

Because the TLV2324 is optimized for single-supply operation, circuit configurations used for the various tests often present some inconvenience since the input signal, in many cases, must be offset from ground. This inconvenience can be avoided by testing the device with split supplies and the output load tied to the negative rail. A comparison of single-supply versus split-supply test circuits is shown below. The use of either circuit will give the same result.




Figure 30. Unity-Gain Amplifier




Figure 31. Noise Test Circuit




Figure 32. Gain-of-100 Inverting Amplifier



PARAMETER MEASUREMENT INFORMATION

input bias current

Because of the high input impedance of the TLV2324 operational amplifier, attempts to measure the input bias current can result in erroneous readings. The bias current at normal ambient temperature is typically less than 1 pA, a value that is easily exceeded by leakages on the test socket. Two suggestions are offered to avoid erroneous measurements:

- 1. Isolate the device from other potential leakage sources. Use a grounded shield around and between the device inputs (see Figure 33). Leakages that would otherwise flow to the inputs will be shunted away.
- Compensate for the leakage of the test socket by actually performing an input bias current test (using a picoammeter) with no device in the test socket. The actual input bias current can then be calculated by subtracting the open-socket leakage readings from the readings obtained with a device in the test socket.

One word of caution, many automatic testers as well as some bench-top operational amplifier testers use the servo-loop technique with a resistor in series with the device input to measure the input bias current (the voltage drop across the series resistor is measured and the bias current is calculated). This method requires that a device be inserted into the test socket to obtain a correct reading; therefore, an open-socket reading is not feasible using this method.




Figure 33. Isolation Metal Around Device Inputs (N Dual-In-Line Package)

low-level output voltage

To obtain low-supply-voltage operation, some compromise is necessary in the input stage. This compromise results in the device low-level output being dependent on both the common-mode input voltage level as well as the differential input voltage level. When attempting to correlate low-level output readings with those quoted in the electrical specifications, these two conditions should be observed. If conditions other than these are to be used, please refer to the Typical Characteristics section of this data sheet.

input offset voltage temperature coefficient

Erroneous readings often result from attempts to measure temperature coefficient of input offset voltage. This parameter is actually a calculation using input offset voltage measurements obtained at two different temperatures. When one (or both) of the temperatures is below freezing, moisture can collect on both the device and the test socket. This moisture will result in leakage and contact resistance which can cause erroneous input offset voltage readings. The isolation techniques previously mentioned have no effect on the leakage since the moisture also covers the isolation metal itself, thereby rendering it useless. It is suggested that these measurements be performed at temperatures above freezing to minimize error.

full power response

Full power response, the frequency above which the operational amplifier slew rate limits the output voltage swing, is often specified two ways: full-linear response and full-peak response. The full-linear response is



PARAMETER MEASUREMENT INFORMATION

generally measured by monitoring the distortion level of the output while increasing the frequency of a sinusoidal input signal until the maximum frequency is found above which the output contains significant distortion. The full-peak response is defined as the maximum output frequency, without regard to distortion, above which full peak-to-peak output swing cannot be maintained.

Because there is no industry-wide accepted value for significant distortion, the full-peak response is specified in this data sheet and is measured using the circuit of Figure 30. The initial setup involves the use of a sinusoidal input to determine the maximum peak-to-peak output of the device (the amplitude of the sinusoidal wave is increased until clipping occurs). The sinusoidal wave is then replaced with a square wave of the same amplitude. The frequency is then increased until the maximum peak-to-peak output can no longer be maintained (Figure 34). A square wave is used to allow a more accurate determination of the point at which the maximum peak-to-peak output is reached.



test time

Inadequate test time is a frequent problem, especially when testing CMOS devices in a high-volume, short-test-time environment. Internal capacitances are inherently higher in CMOS than in bipolar and BiFET devices, and require longer test times than their bipolar and BiFET counterparts. The problem becomes more pronounced with reduced supply levels and lower temperatures.

TYPICAL APPLICATION DATA

single-supply operation

While the TLV2324 will perform well using dual-power supplies (also called balanced or split supplies), the design is optimized for single-supply operation.

This includes an input common-mode voltage range that encompasses ground as well as an output voltage range that pulls down to ground. The supply voltage range extends down to 2 V, thus allowing operation with supply levels commonly available for TTL and HCMOS.

Many single-supply applications require that a voltage be applied to one input to establish a reference level that is above ground. This virtual ground can be generated using two large resistors, but a prefered technique is to use a virtual ground generator such as the TLE2426. The TLE2426 supplies an accurate voltage equal to $V_{DD}/2$, while consuming very little power, and is suitable for supply voltages of greater than 4 V.

The TLV2324 works well in conjunction with




Figure 35. Inverting Amplifier With Voltage Reference



TYPICAL APPLICATION DATA

digital logic; however, when powering both linear devices and digital logic from the same power supply, the following precautions are recommended:

- Power the linear devices from separate bypassed supply lines (see Figure 36); otherwise, the linear device supply rails can fluctuate due to voltage drops caused by high switching currents in the digital logic.
- 2. Use proper bypass techniques to reduce the probability of noise-induced errors. Single capacitive decoupling is often adequate; however, RC decoupling may be necessary in high-frequency applications.




Figure 36. Common Versus Separate Supply Rails

input characteristics

The TLV2324 is specified with a minimum and a maximum input voltage that, if exceeded at either input, could cause the device to malfunction. Exceeding this specified range is a common problem, especially in single-supply operation. Note that the lower range limit includes the negative rail, while the upper range limit is specified at $V_{DD} - 1$ V at $T_A = 25$ °C and at $V_{DD} - 1.2$ V at all other temperatures.

The use of the polysilicon-gate process and the careful input circuit design gives the TLV2324 very good input offset voltage drift characteristics relative to conventional metal-gate processes. Offset voltage drift in CMOS devices is highly influenced by threshold voltage shifts caused by polarization of the phosphorus dopant implanted in the oxide. Placing the phosphorus dopant in a conductor (such as a polysilicon gate) alleviates the polarization problem, thus reducing threshold voltage shifts by more than an order of magnitude. The offset voltage drift with time has been calculated to be typically 0.1 µV/month, including the first month of operation.

Because of the extremely high input impedance and resulting low-bias current requirements, the TLV2324 is well suited for low-level signal processing; however, leakage currents on printed circuit boards and sockets can easily exceed bias-current requirements and cause a degradation in device performance. It is good practice to include guard rings around inputs (similar to those of Figure 33 in the Parameter Measurment Information section). These guards should be driven from a low-impedance source at the same voltage level as the common-mode input (see Figure 37).

The inputs of any unused amplifiers should be tied to ground to avoid possible oscillation.



TYPICAL APPLICATION DATA




Figure 37. Guard Ring Schemes

noise performance

The noise specifications in operational amplifier circuits are greatly dependent on the current in the first-stage differential amplifier. The low input bias current requirements of the TLV2324 results in a very low noise current, which is insignificant in most applications. This feature makes the devices especially favorable over bipolar devices when using values of circuit impedance greater than 50 k Ω , since bipolar devices exhibit greater noise currents.

feedback

Operational amplifier circuits nearly always employ feedback, and since feedback is the first prerequisite for oscillation, a little caution is appropriate. Most oscillation problems result from driving capacitive loads and ignoring stray input capacitance. A small-value capacitor connected in parallel with the feedback resistor is an effective remedy (see Figure 38). The value of this capacitor is optimized empirically.

electrostatic discharge protection

The TLV2324 incorporates an internal electrostatic discharge (ESD) protection circuit that will prevent




Figure 38. Compensation for Input Capacitance

functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2. Care should be exercised, however, when handling these devices as exposure to ESD may result in the degradation of the device parametric performance. The protection circuit also causes the input bias currents to be temperature dependent and have the characteristics of a reverse-biased diode.

latch-up

Because CMOS devices are susceptible to latch-up due to their inherent parasitic thyristors, the TLV2324 inputs and output are designed to withstand –100-mA surge currents without sustaining latch-up; however, techniques should be used to reduce the chance of latch-up whenever possible. Internal protection diodes



TYPICAL APPLICATION DATA

should not by design be forward biased. Applied input and output voltage should not exceed the supply voltage by more than 300 mV. Care should be exercised when using capacitive coupling on pulse generators. Supply transients should be shunted by the use of decoupling capacitors (0.1 μ F typical) located across the supply rails as close to the device as possible.

The current path established if latch-up occurs is usually between the positive supply rail and ground and can be triggered by surges on the supply lines and/or voltages on either the output or inputs that exceed the supply voltage. Once latch-up occurs, the current flow is limited only by the impedance of the power supply and the forward resistance of the parasitic thyristor and usually results in the destruction of the device. The chance of latch-up occuring increases with increasing temperature and supply voltages.

output characteristics

The output stage of the TLV2324 is designed to sink and source relatively high amounts of current (see Typical Characteristics). If the output is subjected to a short-circuit condition, this high-current capability can cause device damage under certain conditions. Output current capability increases with supply voltage.

Although the TLV 2324 possesses excellent highlevel output voltage and current capability, methods are available for boosting this capability, if needed. The simplest method involves the use of a pullup resistor (Rp) connected from the output to the positive supply rail (see Figure 39). There are two disadvantages to the use of this circuit. First, the NMOS pulldown transistor, N4 (see equivalent schematic) must sink a comparatively large amount of current. In this circuit, N4 behaves like a linear resistor with an on-resistance between approximately 60 Ω and 180 Ω , depending on how hard the operational amplifier input is driven. With very low values of Rp, a voltage offset from 0 V at the output will occur. Secondly, pullup resistor Rp acts as a drain load to N4 and the gain of the operational amplifier is reduced at output voltage levels where N5 is not supplying the output current.

All operating characteristics of the TLV2324 are measured using a 20-pF load. The devices will drive higher capacitive loads; however, as output load capacitance increases, the resulting response pole occurs at lower frequencies, thereby causing ringing, peaking, or even oscillation (see Figures 41, 42, and 43). In many cases, adding some compensation in the form of a series resistor in the feedback loop will alleviate the problem.




Figure 39. Resistive Pullup to Increase VOH







Figure 40. Test Circuit for OutputCharacteristics



TYPICAL APPLICATION DATA









(a) $C_L = 20 \text{ pF}$, $R_L = \text{NO LOAD}$


(b) $C_L = 130 pF$, $R_L = NO LOAD$

(c) $C_L = 150 \text{ pF}$, $R_L = NO \text{ LOAD}$

Figure 41. Effect of Capacitive Loads in High-Bias Mode









(a) $C_L = 20 pF$, $R_L = NO LOAD$


(b) C_L = 170 pF, R_L = NO LOAD

(c) C_L ≈ 190 pF, R_L = NO LOAD

Figure 42. Effect of Capacitive Loads in Medium-Bias Mode







(a) C_L = 20 pF, R_L = NO LOAD

(b) $C_L = 260 pF$, $R_L = NO LOAD$

(c) $C_L = 310 \text{ pF}$, $R_L = NO \text{ LOAD}$

Figure 43. Effect of Capacitive Loads in Low-Bias Mode



TLV2332I, TLV2332Y LinCMOS™ LOW-VOLTAGE MEDIUM-POWER DUAL OPERATIONAL AMPLIFIERS

SLOS112-D4035, MAY 1992


- Wide Range of Supply Voltages Over Specified Temperature Range:
 T_A = -40°C to 85°C ... 2 V to 8 V
- Fully Characterized at 3 V and 5 V
- Single-Supply Operation
- Common-Mode Input-Voltage Range
 Extends Below the Negative Rail and up to
 V_{DD} 1 V at T_A = 25°C
- Output Voltage Range Includes Negative Rail
- High Input Impedance . . . $10^{12} \Omega$ Typical
- ESD-Protection Circuitry
- Designed-In Latch-Up Immunity

description

The TLV2332 dual operational amplifier is one of a family of devices that has been specifically designed for use in low-voltage, single-supply applications. Unlike the TLV2322 which is optimized for ultra-low power, the TLV2332 is designed to provide a combintion of low power and good ac performance. Each amplifier is fully functional down to a minimum supply voltage of 2 V, is fully characterized, tested, and specified at both 3-V and 5-V power supplies. The commonmode input voltage range includes the negative rail and extends to within 1 V of the positive rail.

Having a maximum supply current of only 310 μA per amplifier over full termperature range, the

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT



| D OR P PACKAGE (TOP VIEW) | PW PACKAGE (TOP VIEW) |
|------------------------------|--------------------------|
| (TOP VIEW) | (TOT VILIT) |
| 10UT 1 | 8 5 |
| ·DD_/ and c | 1111 |

TLV2332 devices offer a combination of good ac performance and microampere supply currents. From a 3-V power supply, the amplifiers typical slew rate is 0.38 V/µs and its bandwidth is 300 kHz. These amplifiers offer a level of ac performance greater than that of many other devices operating at comparable power levels. The TLV2332 operational amplifiers are especially well suited for use in low current or battery-powered applications.

Low-voltage and low-power operation has been made possible by using the Texas Instruments silicon gate LinCMOS™ technology. The LinCMOS process also features extremely high input impedance and ultra-low bias currents making these amplifiers ideal for interfacing to high-impedance sources such as sensor circuits or filter applications.

AVAILABLE OPTIONS

| ТA | V _{IO} max AT | PACKAGE SMALL PLASTIC OUTLINE DIP TSSOP (PW) | | CHIP FORM | |
|----------------|---------------------------|---|-----------|--------------|----------|
| | 25 C | (D) | (P) | ((7 0 0) | (1) |
| - 40°C to 85°C | 9 mV | TLV2332ID | TLV2332IP | TLV2332IPW | TLV2332Y |

The D package is available taped and reeled. Add R suffix to the device type (e.g., TLV2332IDR). The PW package is only available left-end taped and reeled (e.g., TLV2332IPWLE).

LinCMOS™ is a trademark of Texas Instruments Incorporated.



SLOS112-D4035, MAY 1992


description (continued)

To facilitate the design of small portable equipment, the TLV2332 is made available in a wide range of package options, including the small-outline and thin-scaled-small-outline packages (TSSOP). The TSSOP package has significantly reduced dimensions compared to a standard surface-mount package. Its maximum height of only 1.1 mm makes it particularly attractive when space is critical.

The device inputs and outputs are designed to withstand –100-mA currents without sustaining latch-up. The TLV2332 incorporates internal ESD-protection circuits that will prevent functional failures at voltages up to 2000 V as tested under MIL-STD 883C, Method 3015.2; however, care should be exercised in handling these devices as exposure to ESD may result in the degradation of the device parametric performance.

TLV2332Y chip information

These chips, properly assembled, display characteristics similar to the TLV2332I (see electrical tables). Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.






SLOS112-D4035, MAY 1992

equivalent schematic (each amplifier)

| - | COMPONENT COUNTT | | | | |
|---|------------------|----|--|--|--|
| | Transistors | 54 | | | |
| | Diodes | 4 | | | |
| 1 | Resistors | 14 | | | |
| | Capacitors | 2 | | | |

†Includes both amplifiers and all ESD, bias, and trim circuitry



absolute maximum ratings over operating free-air temperature (unless otherwise noted)

| Supply voltage, V _{DD} (see Note 1) | 8 V |
|---|-----|
| Differential input voltage (see Note 2)± V _I | חח |
| Input voltage range, V _I (any input) | |
| Input current, I ₁ ± 5 r | mΑ |
| Output current, IO ± 30 r | mΑ |
| Duration of short-circuit current at (or below) T _A = 25°C (see Note 3) | ted |
| Continuous total dissipation | ble |
| Operating free-air temperature range, T _A | 5°C |
| Storage temperature range – 65°C to 150 |)°C |
| Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, P, or PW package 260 |)°C |

[†]Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "reccommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.
 - 2. Differential voltages are at the noninverting input with respect to the inverting input.
 - 3. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded (see application section).



TLV2332I, TLV2332Y LinCMOS™ LOW-VOLTAGE MEDIUM-POWER DUAL OPERATIONAL AMPLIFIERS

SLOS112-D4035, MAY 1992

DISSIPATION RATING TABLE

| PACKAGE | T _A ≤ 25°C POWER RATING | DERATING FACTOR ABOVE T _A = 25°C | T _A = 85°C POWER RATING |
|---------|---------------------------------------|--|---------------------------------------|
| D | 725 mW | 5.8 mW/°C | 377 mW |
| Р | 1000 mW | 8.0 mW/°C | 520 mW |
| PW | 525 mW | 4.2 mW/°C | 273 mW |

recommended operating conditions

| | | MIN | MAX | UNIT |
|--|-----------------------|-------|-----|------|
| Supply voltage, V _{DD} | | 2 | 8 | ٧ |
| Common-mode input voltage, V _{IC} | V _{DD} = 3 V | - 0.2 | 1.8 | V |
| Common-mode input voltage, vIC | $V_{DD} = 5 V$ | - 0.2 | 3.8 | |
| Operating free-air temperature, TA | | - 40 | 85 | °C |



TLV23321 LinCMOS™ LOW-VOLTAGE MEDIUM-POWER DUAL OPERATIONAL AMPLIFIERS

SLOS112-D4035, MAY 1992

electrical characteristics at specified free-air temperature (unless otherwise noted)

| | DADAMETED | TEAT COMPUTIONS | - t | V | DD = 3 | V | V | DD = 5 | V | UNIT |
|-----------------|---|---|--------------------|-------------|--------------------|------------|-------------|--------------------|------|-------|
| | PARAMETER | TEST CONDITIONS | TA [†] | MIN | TYP | MAX | MIN | TYP | MAX | UNII |
| 1/ | Input offset voltage | V _O = 1 V, V _{IC} = 1 V, | 25°C | | 0.6 | 9 | | 1.1 | 9 | mV |
| V _{IO} | | $R_S = 50 \Omega$, $R_L = 100 \text{ k}\Omega$ | Full range | | | 11 | | | 11 | 111.4 |
| ανιο | Average temperature coefficient of input offset voltage | | 25°C to 85°C | | 1 | | | 1.7 | | μV/°C |
| 10 | Input offset current (see Note 4) | V _O = 1 V, V _{IC} = 1 V | 25°C 85°C | | 0.1 | 1000 | | 0.1 | 1000 | pA |
| lів | Input bias current (see Note 4) | V _O = 1 V, | 25°C | | 0.6 | | | 0.6 | | Aa |
| '16 | input side delitoria (coe ritoro 1) | V _{IC} = 1 V | 85°C | | 175 | 2000 | | 200 | 2000 | ļ |
| | Common-mode input | | 25°C | - 0.2 to | - 0.3 to 2.3 | | - 0.2 to | - 0.3 to 4.2 | | V |
| VICR | voltage range (see Note 5) | | Full range | -0.2 to | | | - 0.2 to | | | V |
| V _{ОН} | High-level output voltage | V _{IC} = 1 V, V _{ID} = 100 mV, | 25°C Full range | 1.75 | 1.9 | | 3.2 | 3.9 | | v |
| | | $I_{OL} = -1 \text{ mA}$ $V_{IC} = 1 \text{ V},$ | 25°C | 1.7 | 115 | 150 | 3 | 95 | 150 | |
| VOL | Low-level output voltage | $V_{ID} = -100 \text{ mV},$ $I_{OL} = 1 \text{ mA}$ | Full range | | | 190 | | | 190 | mV |
| A _{VD} | Large-signal differential | $V_{IC} = 1 \text{ V},$ $R_{I} = 100 \text{ k}\Omega,$ | 25°C | 25 | 83 | | 25 | 170 | | V/mV |
| | voltage amplification | See Note 6 | Full range | 15 | | | 15 | | | |
| CMRR | Common-mode rejection ratio | V _O = 1 V, V _{IC} = V _{ICB} min, | 25°C | 65 | 92 | | 65 | 91 | | dB |
| Civilara | Common-mode rejection ratio | $R_S = 50 \Omega$ | Full range | 60 | | | 60 | | | _ aR |
| ksvr | Supply-voltage rejection ratio (ΔVDD / ΔVIO) | V _{DD} = 3 V to 5 V, V _{IC} = 1 V, V _O = 1 V, | 25°C | 70 | 94 | | 70 | 94 | | dB |
| | (A V DD / A V IO) | $R_S = 50 \Omega$ $V_O = 1 V$, | Full range 25°C | 65 | 160 | F00 | 65 | 210 | 560 | |
| lDD | Supply current | V _{IC} = 1 V, No load | Full range | | 160 | 500 620 | | 210 | 800 | μА |

†Full range is – 40°C to 85°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually.

6. At $V_{DD} = 5 \text{ V}$, $V_{O} = 0.25 \text{ V}$ to 2 V; at $V_{DD} = 3 \text{ V}$, $V_{O} = 0.5 \text{ V}$ to 1.5 V.



TLV2332I LinCMOS™ LOW-VOLTAGE MEDIUM-POWER DUAL OPERATIONAL AMPLIFIERS

SLOS112-D4035, MAY 1992

operating characteristics at specified free-air temperature, $V_{DD} = 3 V$

| | PARAMETER | TEST COND | DITIONS | TA | MIN TYP | MAX | UNIT |
|------------|--------------------------------|--|------------------------|-------|---------|-----|--------|
| CD. | Slew rate at unity gain | $V_{IC} = 1.V$, $R_L = 100 \text{ k}\Omega$, | V 1 V | 25°C | 0.38 | | |
| SR | Olew rate at oring gain | C _L = 20 pF, See Figure 30 | V _{IPP} = 1 V | 85°C | 0.29 | | V/μs |
| Vn | Equivalent input noise voltage | $f = 1 \text{ kHz}, R_S = 100 \Omega,$ See Figure 31 | | 25°C | 32 | | nV/√Hz |
| _ | | $V_O = V_{OH}$, $C_L = 20 \text{ pF}$, $R_L = 100 \text{ k}\Omega$, See Figure 30 | | 25°C | 34 | | |
| ВОМ | Maximum output swing bandwidth | | | 85°C | 32 | | kHz |
| Б | I haite a a la la andrei data | V _i = 10 mV, C _L = 2 | 20 pF, | 25°C | 300 | | |
| В1 | Unity-gain bandwidth | R_L = 100 kΩ, See Figure 32 | | 85°C | 235 | | kHz |
| | | $V_i = 10 \text{ mV}, f = B_1,$ | | -40°C | 42° | | |
| ϕ_{m} | Phase margin | $C_L = 20 \text{ pF}, R_L = 100 \text{ k}\Omega,$ | | 25°C | 39° | | 1 |
| | | See Figure 32 | | 85°C | 36° | | |

operating characteristics at specified free-air temperature, $V_{DD} = 5 \text{ V}$

| | PARAMETER | TEST CONE | DITIONS | TA | MIN TYP | MAX | UNIT | |
|---|--------------------------------|---|--|------|---------|--|--------|--|
| | Slew rate at unity gain | | V 4.V | 25°C | 0.43 | | | |
| SR | | $V_{IC} = 1 V$, $R_{I} = 100 k\Omega$, | V _{IPP} = 1 V | 85°C | 0.35 | | | |
| 3n | | C _L = 20 pF, | V _{IPP} = 2.5 V | 25°C | 0.40 | | V/µs | |
| | | See Figure 30 | | 85°C | 0.32 | | | |
| v _n | Equivalent input noise voltage | f = 1 kHz, R _S = See Figure 31 | $f = 1 \text{ kHz}, \qquad R_S = 100 \Omega,$ See Figure 31 | | 32 | | nV/√Hz | |
| ВОМ | Maximum output swing bandwidth | $V_O = V_{OH}$, $C_L = 2$ | 20 pF, | 25°C | 55 | | | |
| DOM | Maximum octput swing canowidan | $R_L = 100 \text{ k}\Omega$, See F | igure 30 | 85°C | 45 | | kHz | |
| B ₁ | Unity-gain bandwidth | V _i = 10 mV, C ₁ = 2 | 20 pF, | 25°C | 525 | | | |
| D1 | Onity-gain bandwidth | R_L = 100 kΩ, See I | Figure 32 | 85°C | 370 | | kHz | |
| *************************************** | Phase margin | $V_i = 10 \text{mV}, f = B_1$ | $V_i = 10 \text{mV}, f = B_1,$ | | 43° | ************************************** | | |
| ϕ_{m} | | CL = 20 pF, RL = 1 | 100 kΩ, | 25°C | 40° | | 1 | |
| | | See Figure 32 | | 85°C | 38° | | | |



TLV2332Y LinCMOS™ LOW-VOLTAGE MEDIUM-POWER DUAL OPERATIONAL AMPLIFIERS

SLOS112-D4035, MAY 1992

electrical characteristics at specified free-air temperature, $T_A = 25^{\circ}C$ (unless otherwise noted)

| | DADAMETER | TEGT COMPITIONS | V | DD = 3 | V | V | UNIT | | | |
|------------------|---|--|------------------|--------------------|-----|------------------|--------------------|-----|-------|--|
| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | MIN | TYP | MAX | 0.411 | |
| V _{IO} | Input offset voltage | $V_O = 1 \text{ V}, V_{ C} = 1 \text{ V},$ $R_S = 50 \Omega, R_L = 100 \text{ k}\Omega$ | | 0.6 | 9 | | 1.1 | 9 | mV | |
| lo | Input offset current (see Note 4) | V _O = 1 V, V _{IC} = 1 V | | 0.1 | | | 0.1 | | pΑ | |
| IВ | Input bias current (see Note 4) | V _O = 1 V, V _{IC} = 1 V | | 0.6 | | | 0.6 | | pΑ | |
| V _{ICR} | Common-mode input voltage range (see Note 5) | | - 0.2 to 2 | - 0.3 to 2.3 | | - 0.2 to 4 | - 0.3 to 4.2 | | ٧ | |
| V _{OH} | High-level output voltage | $V_{IC} = 1 \text{ V}, V_{ID} = 100 \text{ mV},$ $I_{OL} = -1 \text{ mA}$ | 1.75 | 1.9 | | 3.2 | 3.9 | | ٧ | |
| VOL | Low-level output voltage | $V_{IC} = 1 \text{ V}, V_{ID} = -100 \text{ mV},$ $I_{OL} = 1 \text{ mA}$ | | 115 | 150 | | 95 | 150 | mV | |
| A _{VD} | Large-signal differential voltage amplification | V_{IC} = 1 V, R_L = 100 k Ω , See Note 6 | 25 | 83 | | 25 | 170 | | V/mV | |
| CMRR | Common-mode rejection ratio | $V_O = 1 \text{ V, } V_{IC} = V_{ICR} \text{min,}$ $R_S = 50 \Omega$ | 65 | 92 | | 65 | 91 | | dB | |
| ksvr | Supply-voltage rejection ratio (ΔV _{DD} / ΔV _{IO}) | $V_{DD} = 3 \text{ V to 5 V, V}_{IC} = 1 \text{ V,}$ $V_{O} = 1 \text{ V, R}_{S} = 50 \Omega$ | 70 | 94 | | 70 | 94 | | dB | |
| lDD | Supply current | $V_O = 1 V$, $V_{IC} = 1 V$, No load | | 160 | 500 | | 210 | 560 | μА | |

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually.

6. At $V_{DD} = 5 \text{ V}$, $V_{O} = 0.25 \text{ V}$ to 2 V; at $V_{DD} = 3 \text{ V}$, $V_{O} = 0.5 \text{ V}$ to 1.5 V.



TLV2332I LinCMOS™ LOW-VOLTAGE MEDIUM-POWER DUAL OPERATIONAL AMPLIFIERS

SLOS112-D4035, MAY 1992


TYPICAL CHARACTERISTICS

table of graphs


| | | | FIGURE |
|-----------------------------------|--|-------------------------------|--------|
| V _{IO} | Input offset voltage | Distribution | 1, 2 |
| ανιο | Input offset voltage temperature coefficient | Distribution | 3, 4 |
| | | vs Output current | 5 |
| VOH | High-level output voltage | vs Supply voltage | 6 |
| | | vs Temperature | 7 |
| | | vs Common-mode input voltage | 8 |
| VOL | Low-level output voltage | vs Temperature | 9, 11 |
| VOL | Low-level output voltage | vs Differential input voltage | 10 |
| | | vs Low-level output current | 12 |
| ۸ــ | Differential voltage amplification | vs Supply voltage | 13 |
| AVD | binerential voltage amplification | vs Temperature | 14 |
| I _{IB} /I _I O | Input bias and offset current | vs Temperature | 15 |
| V _{IC} | Common-mode input voltage | vs Supply voltage | 16 |
| lan | Supply current | vs Supply voltage | 17 |
| טטי | Supply current | vs Temperature | 18 |
| SD. | Slew rate | vs Supply voltage | 19 |
| VIC IDD SR V(OPP) | Siew rate | vs Temperature | 20 |
| V _(OPP) | Maximum peak-to-peak output voltage | vs Frequency | 21 |
| | Gain-bandwidth product | vs Temperature | 22 |
| B ₁ | Gain-bandwidth product | vs Supply voltage | 23 |
| A _{VD} | Differential voltage amplification and phase shift | vs Frequency | 24, 25 |
| | | vs Supply voltage | 26 |
| φm | Phase margin | vs Temperature | 27 |
| ••• | | vs Load capacitance | 28 |
| Vn | Equivalent input noise voltage | vs Frequency | 29 |



TYPICAL CHARACTERISTICS







erature Coeffic Figure 3

DISTRIBUTION OF TLV2332 INPUT OFFSET VOLTAGE




Figure 2

DISTRIBUTION OF TLV2332 INPUT OFFSET VOLTAGE TEMPERATURE COEFFICIENT





Figure 4



TYPICAL CHARACTERISTICS



HIGH-LEVEL OUTPUT VOLTAGE vs FREE-AIR TEMPERATURE





Figure 7



LOW-LEVEL OUTPUT VOLTAGE vs




Figure 8



TYPICAL CHARACTERISTICS




Figure 9




Figure 11




Figure 10






Figure 12

TYPICAL CHARACTERISTICS





COMMON-MODE INPUT VOLTAGE

POSITIVE LIMIT





Figure 16

8




NOTE 4: The typical values of input bias current and input offset current below 5 pA were determined mathematically.





SUPPLY CURRENT vs


SLOS112-D4035, MAY 1992

TYPICAL CHARACTERISTICS










TYPICAL CHARACTERISTICS






Figure 21

Figure 22

UNITY-GAIN BANDWIDTH






Figure 23

TYPICAL CHARACTERISTICS

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT




Figure 24

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT






Figure 25




TYPICAL CHARACTERISTICS





PHASE MARGIN vs LOAD CAPACITANCE

Figure 27






Figure 28

Figure 29

PARAMETER MEASUREMENT INFORMATION

single-supply versus split-supply test circuits

Because the TLV2332 is optimized for single-supply operation, circuit configurations used for the various tests often present some inconvenience since the input signal, in many cases, must be offset from ground. This inconvenience can be avoided by testing the device with split supplies and the output load tied to the negative rail. A comparison of single-supply versus split-supply test circuits is shown below. The use of either circuit will give the same result.




Figure 30. Unity-Gain Amplifier




Figure 31. Noise Test Circuit




Figure 32. Gain-of-100 Inverting Amplifier



PARAMETER MEASUREMENT INFORMATION

input bias current

Because of the high input impedance of the TLV2332 operational amplifier, attempts to measure the input bias current can result in erroneous readings. The bias current at normal ambient temperature is typically less than 1 pA, a value that is easily exceeded by leakages on the test socket. Two suggestions are offered to avoid erroneous measurements:

- 1. Isolate the device from other potential leakage sources. Use a grounded shield around and between the device inputs (see Figure 33). Leakages that would otherwise flow to the inputs will be shunted away.
- Compensate for the leakage of the test socket by actually performing an input bias current test (using a picoammeter) with no device in the test socket. The actual input bias current can then be calculated by subtracting the open-socket leakage readings from the readings obtained with a device in the test socket.

One word of caution, many automatic testers as well as some bench-top operational amplifier testers use the servo-loop technique with a resistor in series with the device input to measure the input bias current (the voltage drop across the series resistor is measured and the bias current is calculated). This method requires that a device be inserted into the test socket to obtain a correct reading; therefore, an open-socket reading is not feasible using this method.




Figure 33. Isolation Metal Around Device Inputs (P Dual-In-Line Package)

low-level output voltage

To obtain low-supply-voltage operation, some compromise is necessary in the input stage. This compromise results in the device low-level output being dependent on both the common-mode input voltage level as well as the differential input voltage level. When attempting to correlate low-level output readings with those quoted in the electrical specifications, these two conditions should be observed. If conditions other than these are to be used, please refer to the Typical Characteristics section of this data sheet.

input offset voltage temperature coefficient

Erroneous readings often result from attempts to measure temperature coefficient of input offset voltage. This parameter is actually a calculation using input offset voltage measurements obtained at two different temperatures. When one (or both) of the temperatures is below freezing, moisture can collect on both the device and the test socket. This moisture will result in leakage and contact resistance which can cause erroneous input offset voltage readings. The isolation techniques previously mentioned have no effect on the leakage since the moisture also covers the isolation metal itself, thereby rendering it useless. It is suggested that these measurements be performed at temperatures above freezing to minimize error.

full power response

Full power response, the frequency above which the operational amplifier slew rate limits the output voltage swing, is often specified two ways: full-linear response and full-peak response. The full-linear response is



PARAMETER MEASUREMENT INFORMATION

generally measured by monitoring the distortion level of the output while increasing the frequency of a sinusoidal input signal until the maximum frequency is found above which the output contains significant distortion. The full-peak response is defined as the maximum output frequency, without regard to distortion, above which full peak-to-peak output swing cannot be maintained.

Because there is no industry-wide accepted value for significant distortion, the full-peak response is specified in this data sheet and is measured using the circuit of Figure 30. The initial setup involves the use of a sinusoidal input to determine the maximum peak-to-peak output of the device (the amplitude of the sinusoidal wave is increased until clipping occurs). The sinusoidal wave is then replaced with a square wave of the same amplitude. The frequency is then increased until the maximum peak-to-peak output can no longer be maintained (Figure 34). A square wave is used to allow a more accurate determination of the point at which the maximum peak-to-peak output is reached.




Figure 34. Full-Power-Response Output Signal

test time

Inadequate test time is a frequent problem, especially when testing CMOS devices in a high-volume, short-test-time environment. Internal capacitances are inherently higher in CMOS than in bipolar and BiFET devices, and require longer test times than their bipolar and BiFET counterparts. The problem becomes more pronounced with reduced supply levels and lower temperatures.

TYPICAL APPLICATION DATA

single-supply operation

While the TLV2332 will perform well using dual-power supplies (also called balanced or split supplies), the design is optimized for single-supply operation.

This includes an input common-mode voltage range that encompasses ground as well as an output voltage range that pulls down to ground. The supply voltage range extends down to 2 V, thus allowing operation with supply levels commonly available for TTL and HCMOS.

Many single-supply applications require that a voltage be applied to one input to establish a reference level that is above ground. This virtual ground can be generated using two large resistors, but a prefered technique is to use a virtual ground generator such as the TLE2426. The TLE2426 supplies an accurate voltage equal to $V_{DD}/2$, while consuming very little power, and is suitable for supply voltages of greater than 4 V.




Figure 35. Inverting Amplifier With Voltage Reference



TYPICAL APPLICATION DATA

The TLV2332 works well in conjunction with digital logic; however, when powering both linear devices and digital logic from the same power supply, the following precautions are recommended:

- Power the linear devices from separate bypassed supply lines (see Figure 36); otherwise, the linear device supply rails can fluctuate due to voltage drops caused by high switching currents in the digital logic.
- 2. Use proper bypass techniques to reduce the probability of noise-induced errors. Single capacitive decoupling is often adequate; however, RC decoupling may be necessary in high-frequency applications.




Figure 36. Common Versus Separate Supply Rails

input characteristics

The TLV2332 is specified with a minimum and a maximum input voltage that, if exceeded at either input, could cause the device to malfunction. Exceeding this specified range is a common problem, especially in single-supply operation. Note that the lower range limit includes the negative rail, while the upper range limit is specified at $V_{DD} - 1$ V at $T_A = 25^{\circ}$ C and at $V_{DD} - 1.2$ V at all other temperatures.

The use of the polysilicon-gate process and the careful input circuit design gives the TLV2332 very good input offset voltage drift characteristics relative to conventional metal-gate processes. Offset voltage drift in CMOS devices is highly influenced by threshold voltage shifts caused by polarization of the phosphorus dopant implanted in the oxide. Placing the phosphorus dopant in a conductor (such as a polysilicon gate) alleviates the polarization problem, thus reducing threshold voltage shifts by more than an order of magnitude. The offset voltage drift with time has been calculated to be typically 0.1 µV/month, including the first month of operation.

Because of the extremely high input impedance and resulting low-bias current requirements, the TLV2332 is well suited for low-level signal processing; however, leakage currents on printed circuit boards and sockets can easily exceed bias-current requirements and cause a degradation in device performance. It is good practice to include guard rings around inputs (similar to those of Figure 33 in the Parameter Measurment Information section). These guards should be driven from a low-impedance source at the same voltage level as the common-mode input (see Figure 37).

The inputs of any unused amplifiers should be tied to ground to avoid possible oscillation.



TYPICAL APPLICATION DATA




Figure 37. Guard Ring Schemes

noise performance

The noise specifications in operational amplifier circuits are greatly dependent on the current in the first-stage differential amplifier. The low input bias current requirements of the TLV2332 results in a very low noise current, which is insignificant in most applications. This feature makes the devices especially favorable over bipolar devices when using values of circuit impedance greater than $50 \, \mathrm{k}\Omega$, since bipolar devices exhibit greater noise currents.

feedback

Operational amplifier circuits nearly always employ feedback, and since feedback is the first prerequisite for oscillation, a little caution is appropriate. Most oscillation problems result from driving capacitive loads and ignoring stray input capacitance. A small-value capacitor connected in parallel with the feedback resistor is an effective remedy (see Figure 38). The value of this capacitor is optimized empirically.

electrostatic discharge protection

The TLV2332 incorporates an internal electrostatic discharge (ESD) protection circuit that will prevent




Figure 38. Compensation for Input Capacitance

functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2. Care should be exercised, however, when handling these devices as exposure to ESD may result in the degradation of the device parametric performance. The protection circuit also causes the input bias currents to be temperature dependent and have the characteristics of a reverse-biased diode.

latch-up

Because CMOS devices are susceptible to latch-up due to their inherent parasitic thyristors, the TLV2332 inputs and output are designed to withstand -100-mA surge currents without sustaining latch-up; however, techniques should be used to reduce the chance of latch-up whenever possible. Internal protection diodes



TYPICAL APPLICATION DATA

should not by design be forward biased. Applied input and output voltage should not exceed the supply voltage by more than 300 mV. Care should be exercised when using capacitive coupling on pulse generators. Supply transients should be shunted by the use of decoupling capacitors (0.1 μ F typical) located across the supply rails as close to the device as possible.

The current path established if latch-up occurs is usually between the positive supply rail and ground and can be triggered by surges on the supply lines and/or voltages on either the output or inputs that exceed the supply voltage. Once latch-up occurs, the current flow is limited only by the impedance of the power supply and the forward resistance of the parasitic thyristor and usually results in the destruction of the device. The chance of latch-up occuring increases with increasing temperature and supply voltages.

output characteristics

The output stage of the TLV2332 is designed to sink and source relatively high amounts of current (see Typical Characteristics). If the output is subjected to a short-circuit condition, this high-current capability can cause device damage under certain conditions. Output current capability increases with supply voltage.

Although the TLV 2332 possesses excellent highlevel output voltage and current capability, methods are available for boosting this capability, if needed. The simplest method involves the use of a pullup resistor (Rp) connected from the output to the positive supply rail (see Figure 39). There are two disadvantages to the use of this circuit. First, the NMOS pulldown transistor, N4 (see equivalent schematic) must sink a comparatively large amount of current. In this circuit, N4 behaves like a linear resistor with an on-resistance between approximately 60 Ω and 180 Ω , depending on how hard the operational amplifier input is driven. With very low values of Rp, a voltage offset from 0 V at the output will occur. Secondly, pullup resistor Rp acts as a drain load to N4 and the gain of the operational amplifier is reduced at output voltage levels where N5 is not supplying the output current.

All operating characteristics of the TLV2332 are measured using a 20-pF load. The devices will drive higher capacitive loads; however, as output load capacitance increases, the resulting response pole occurs at lower frequencies, thereby causing ringing, peaking, or even oscillation (see Figures 41, 42, and 43). In many cases, adding some compensation in the form of a series resistor in the feedback loop will alleviate the problem.




Figure 39. Resistive Pullup to Increase VOH







Figure 40. Test Circuit for Output Characteristics

TYPICAL APPLICATION DATA









(a) $C_L = 20 pF$, $R_L = NO LOAD$


(b) $C_L = 130 \text{ pF}$, $R_L = NO \text{ LOAD}$

(c) $C_L = 150 pF$, $R_L = NO LOAD$

Figure 41. Effect of Capacitive Loads in High-Bias Mode









(a) $C_L = 20 \text{ pF}$, $R_L = \text{NO LOAD}$


(b) $C_L = 170 \text{ pF}$, $R_L = NO \text{ LOAD}$

(c) C_L = 190 pF, R_L = NO LOAD

Figure 42. Effect of Capacitive Loads in Medium-Bias Mode







(a) $C_L = 20 pF$, $R_L = NO LOAD$

(b) $C_L = 260 \text{ pF}$, $R_L = NO \text{ LOAD}$

(c) $C_L = 310 \text{ pF}$, $R_L = NO \text{ LOAD}$

Figure 43. Effect of Capacitive Loads in Low-Bias Mode




- Wide Range of Supply Voltages Over Specified Temperature Range:
 T_A = -40°C to 85°C...2 V to 8 V
- Fully Characterized at 3 V and 5 V
- Single-Supply Operation
- Common-Mode Input-Voltage Range Extends Below the Negative Rail and up to VDD - 1 V at 25°C
- Output Voltage Range Includes Negative Rail
- High Input Impedance . . . 10¹² Ω Typical
- ESD-Protection Circuitry
- Designed-In Latch-Up Immunity

description


The TLV2344 quad operational amplifier is one of a family of devices that has been specifically designed for use in low-voltage, single-supply applications. Unlike the TLV2324 which is optimized for ultra-low power, the TLV2334 is designed to provide a combination of low power and good ac performance. Each amplifier is fully functional down to a minimum supply voltage of 2 V, is fully characterized, tested, and specified at both 3-V and 5-V supplies over a temperature range of – 40°C to 85°C. The common-mode input voltage range includes the negative rail and extends to within 1 V of the positive rail.

Having a maximum supply current of only 300 μ A per amplifier over the full temperature range, the TLV2334 devices offer a combination of good ac performance and microampere supply currents. From a 3-V power supply, the amplifiers typical slew rate is 0.38 V/ μ s, and its bandwidth is 300 kHz. These amplifiers offer a level of ac performance greater than that of many other devices operating at comparable power levels.


LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT



D OR N PACKAGE (TOP VIEW)



PW PACKAGE (TOP VIEW)



AVAILABLE OPTIONS

| T | V _{IO} max AT | SMALL | PACKAGE PLASTIC | TSSOP | CHIP FORM |
|----------------|---------------------------|----------------|--------------------|------------|--------------|
| I A | 25°C | OUTLINE (D) | DIP (N) | (PW) | (Y) |
| - 40°C to 85°C | 10 mV | TLV2334ID | TLV2334IN | TLV2334IPW | TLV2334Y |

The D package is available taped and reeled. Add R suffix to the device type (e.g., TLV2334IDR). The PW package is only available left-end taped and reeled (e.g., TLV2334IPWLE).





description (continued)

The TLV2334 operational amplifiers are especially well suited for use in low-current or battery-powered applications.


Low-voltage and low-power operation has been made possible by using Texas Instruments silicon gate LinCMOS technology. The LinCMOS process also features extremely high input impedance and ultra-low input bias currents making them ideal for interfacing to high-impedance sources such as in sensor circuits or filter applications.

To facilitate the design of small portable equipment, the TLV2334 is made available in a wide range of package options, including the small-outline and thin-scaled-small-outline packages (TSSOP). The TSSOP package has significantly reduced dimensions compared to a standard surface-mount package. Its maximum height of only 1.1 mm makes it particularly attractive when space is critical.

The device inputs and outputs are designed to withstand –100-mA currents without sustaining latch-up. The TLV2334 incorporates internal ESD-protection circuits that will prevent functional failures at voltages up to 2000 V as tested under MIL-STD 883C, Method 3015.2; however, care should be exercised in handling these devices as exposure to ESD may result in the degradation of the device parametric performance.

TLV2334Y chip information

These chips, properly assembled, display characteristics similar to the TLV2334I (see electrical tables). Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.






equivalent schematic (each amplifier)

| COMPONENT COUNT | rt |
|-----------------|-----|
| Transistors | 108 |
| Diodes | 8 |
| Resistors | 28 |
| Capacitors | 4 |

†Includes all amplifiers, ESD, bias, and trim circuitry



absolute maximum ratings over operating free-air temperature (unless otherwise noted)

| Supply voltage, V _{DD} (see Note 1) | 8 V |
|--|--------------------|
| Differential input voltage (see Note 2) | |
| Input voltage range, V _I (any input) | to V _{DD} |
| Input current, I ₁ | ± 5 mA |
| Output current, I _O ± | 30 mA |
| Duration of short-circuit current at (or below) T _A = 25°C (see Note 3) | nlimited |
| Continuous total dissipation | g Table |
| Operating free-air temperature range, T _A | :o 85°C |
| Storage temperature range – 65°C to | 150°C |
| Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, N, or PW package | 260°C |

[†]Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "reccommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.
 - 2. Differential voltages are at the noninverting input with respect to the inverting input.
 - 3. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded (see application section).



TLV23341, TLV2334Y LinCMOS™ LOW-VOLTAGE MEDIUM-POWER QUAD OPERATIONAL AMPLIFIERS

SLOS113-D4036, MAY 1992

DISSIPATION RATING TABLE

| PACKAGE | T _A ≤ 25°C POWER RATING | DERATING FACTOR ABOVE T _A = 25°C | T _A = 85°C POWER RATING |
|---------|---------------------------------------|--|---------------------------------------|
| D | 950 mW | 7.6 mW/°C | 494 mW |
| N | 1575 mW | 12.6 mW/°C | 819 mW |
| PW | 700 mW | 5.6 mW/°C | 364 mW |

recommended operating conditions

| | | MIN | MAX | UNIT |
|--|-----------------------|-------|-----|------|
| Supply voltage, V _{DD} | | 2 | 8 | ٧ |
| Common-mode input voltage, V _{IC} | V _{DD} = 3 V | - 0.2 | 1.8 | |
| | V _{DD} = 5 V | - 0.2 | 3.8 | V |
| Operating free-air temperature, TA | | - 40 | 85 | °C |



TLV2334I LinCMOS™ LOW-VOLTAGE MEDIUM-POWER QUAD OPERATIONAL AMPLIFIERS

SLOS113-D4036, MAY 1992

electrical characteristics at specified free-air temperature (unless otherwise noted)

| | DADAMETER | TEST CONDITIONS | т. † | V | 'DD = 3 | V | ٧ | DD = 5 | V | UNIT |
|-----------------|---|---|-----------------|-------|---------|------|-------|--------|------|--------|
| | PARAMETER | TEST CONDITIONS | TA [†] | MIN | TYP | MAX | MIN | TYP | MAX | UNIT |
| | 1 | V _O = 1 V, V _{IC} = 1 V, | 25°C | | 0.6 | 10 | | 1.1 | 10 | mV |
| V _{IO} | Input offset voltage | $R_S = 50 \Omega$, $R_L = 100 k\Omega$ | Full range | | | 12 | | | 12 | IIIV |
| ανιο | Average temperature coefficient of input offset voltage | | 25°C to 85°C | | 1 | | | 1.7 | | μV/°C |
| 1 | Input offset current (see Note 4) | $V_{O} = 1 V$ | 25°C | | 0.1 | | | 0.1 | | pA |
| 10 | input onset current (see Note 4) | V _{IC} = 1 V | 85°C | | 22 | 1000 | | 24 | 1000 | PA |
| 1 | Input bias current (see Note 4) | V _O = 1 V, | 25°C | | 0.6 | | | 0.6 | | pA |
| IB | input bias current (see Note 4) | V _{IC} = 1 V | 85°C | | 175 | 2000 | | 200 | 2000 | PA |
| | | | | - 0.2 | - 0.3 | | - 0.2 | - 0.3 | | |
| | | | 25°C | to | to | | to | to | | V |
| Vice | Common-mode input | | | 2 | 2.3 | | 4 | 4.2 | | |
| VICR | voltage range (see Note 5) | | | -0.2 | | | -0.2 | | | |
| | | | Full range | to | | | to | | | V |
| | | | | 1.8 | | | 3.8 | | | |
| | | V _{IC} = 1 V, | 25°C | 1.75 | 1.9 | | 3.2 | 3.9 | | |
| VOH | High-level output voltage | $V_{ID} = 100 \text{ mV},$ $I_{OI} = -1 \text{ mA}$ | Full range | 1.7 | | | 3 | - | | V |
| ., | Landan Angles | V _{IC} = 1 V, V _{ID} = -100 mV, | 25°C | | 115 | 150 | | 95 | 150 | |
| VOL | Low-level output voltage | I _{OL} = 1 mA | Full range | | | 190 | | | 190 | mV |
| A _{VD} | Large-signal differential | $V_{IC} = 1 V$, $R_{I} = 100 k\Omega$, | 25°C | 25 | 83 | | 25 | 170 | | V/mV |
| ^\0 | voltage amplification | See Note 6 | Full range | 15 | | | 15 | | | 7/11/4 |
| OMDD | 0 | V _O = 1 V, | 25°C | 65 | 92 | | 65 | 91 | | -10 |
| CMRR | Common-mode rejection ratio | $V_{IC} = V_{ICR}$ min, $R_S = 50 \Omega$ | Full range | 60 | | | 60 | | | dB |
| 1. | Supply-voltage rejection ratio | V _{DD} = 3 V to 5 V, | 25°C | 70 | 94 | | 70 | 94 | | 10 |
| ksvr | $(\Delta V_{DD} / \Delta V_{IO})$ | $V_{IC} = 1 \text{ V}, V_{O} = 1 \text{ V},$ $R_{S} = 50 \Omega$ | Full range | 65 | | | 65 | ., | *** | → dB |
| | | V _O = 1 V, | 25°C | | 320 | 1000 | | 420 | 1120 | - |
| lDD | Supply current | V _{IC} = 1 V, No load | Full range | | | 1200 | | | 1600 | μА |

†Full range is - 40°C to 85°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually.

6. At $V_{DD} = 5 \text{ V}$, $V_{O} = 0.25 \text{ V}$ to 2 V; at $V_{DD} = 3 \text{ V}$, $V_{O} = 0.5 \text{ V}$ to 1.5 V.



TLV2334I LinCMOS™ LOW-VOLTAGE MEDIUM-POWER QUAD OPERATIONAL AMPLIFIERS

SLOS113-D4036, MAY 1992

operating characteristics at specified free-air temperature, $V_{\mbox{DD}}$ = 3 V

| | PARAMETER | TEST CONDITIONS | S TA | MIN TYP | MAX | UNIT |
|----------------|--------------------------------|--|--------|---------|-----|--------|
| SR | Slew rate at unity gain | $V_{IC} = 1 V$, $R_L = 100 k\Omega$, V_{IDS} | 25°C | 0.38 | | V// |
| ЭП | Siew rate at unity gain | C _L = 20 pF, See Figure 30 | 85°C | 0.29 | | V/µs |
| Vn | Equivalent input noise voltage | $f = 1 \text{ kHz}, R_S = 100 \ \Omega,$ See Figure 31 | 25°C | 32 | | nV/√Hz |
| _ | Marian | V _O = V _{OH} , C _L = 20 pF, | 25°C | 34 | | |
| ВОМ | Maximum output swing bandwidth | $R_L = 100 \text{ k}\Omega$, See Figure 3 | 0 85°C | 32 | | kHz |
| | Haite and has deside | V _i = 10 mV, C _L = 20 pF, | 25°C | 300 | | |
| B ₁ | Unity-gain bandwidth | $R_L = 100 \text{ k}\Omega$, See Figure 3 | 2 85°C | 235 | | kHz |
| | | $V_i = 10 \text{ mV}, f = B_1,$ | -40°C | 42° | | |
| φm | Phase margin | $C_L = 20 pF$, $R_L = 100 k\Omega$, | 25°C | 39° | | |
| | | See Figure 32 | 85°C | 36° | | |

operating characteristics at specified free-air temperature, $V_{DD} = 5 V$

| | PARAMETER | TEST COND | TIONS | TA | MIN TYP | MAX | UNIT |
|----------------|--------------------------------|---|--------------------------|-------|---------|-----|--------------------|
| SR | Slew rate at unity gain | $V_{ C} = 1 \text{ V},$ $R_{L} = 100 \text{ k}\Omega,$ $C_{L} = 20 \text{ pF},$ See Figure 30 | V _{IPP} = 1 V | 25°C | 0.43 | | V/μs |
| | | | | 85°C | 0.35 | | |
| | | | V _{IPP} = 2.5 V | 25°C | 0.40 | | |
| | | | | 85°C | 0.32 | | |
| Vn | Equivalent input noise voltage | $f = 1 \text{ kHz}, R_S = 100 \Omega,$ See Figure 31 | | 25°C | 32 | | nV/√ Hz |
| ВОМ | Maximum output swing bandwidth | $V_O = V_{OH}$, $C_L = 20 \text{ pF}$, $R_L = 100 \text{ k}\Omega$, See Figure 30 | | 25°C | 55 | | |
| | | | | 85°C | 45 | | kHz |
| В1 | Unity-gain bandwidth | V_i = 10 mV, C_L = 20 pF, R_L = 100 k Ω , See Figure 32 | | 25°C | 525 | | |
| P1 | | | | 85°C | 370 | | kHz |
| φ _m | Phase margin . | V_i = 10 mV, f = B_1 , C_L = 20 pF, R_L = 100 k Ω , See Figure 32 | | -40°C | 43° | | |
| | | | | 25°C | 40° | | |
| | | | | 85°C | 38° | | |



TLV2334Y LinCMOS™ LOW-VOLTAGE MEDIUM-POWER QUAD OPERATIONAL AMPLIFIERS

SLOS113-D4036, MAY 1992

electrical characteristics at specified free-air temperature, $T_A = 25$ °C (unless otherwise noted)

| | DADAMETER | TEGT COMPITIONS | V _{DD} = 3 V | | | V _{DD} = 5 V | | | |
|------------------|--|--|-----------------------|--------------------|------|-----------------------|-------------------|------|------|
| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | MIN | TYP | MAX | UNIT |
| V _{IO} | Input offset voltage | $V_O = 1 \text{ V, } V_{IC} = 1 \text{ V,}$ $R_S = 50 \Omega, R_L = 100 \text{ k}\Omega$ | | 0.6 | 10 | | 1.1 | 10 | mV |
| lo | Input offset current (see Note 4) | V _O = 1 V, V _{IC} = 1 V | | 0.1 | | | 0.1 | | pΑ |
| ^I IB | Input bias current (see Note 4) | V _O = 1 V, V _{IC} = 1 V | | 0.6 | | | 0.6 | | pΑ |
| V _{ICR} | Common-mode input voltage range (see Note 5) | | -0.2 to | - 0.3 to 2.3 | | - 0.2 to | -0.3 to 4.2 | | V |
| VOH | High-level output voltage | V _{IC} = 1 V, V _{ID} = 100 mV, I _{OL} = -1 mA | 1.75 | 1.9 | | 3.2 | 3.9 | | V |
| V _{OL} | Low-level output voltage | $V_{IC} = 1 \text{ V}, V_{ID} = -100 \text{ mV},$ $I_{OL} = 1 \text{ mA}$ | | 115 | 150 | | 95 | 150 | mV |
| A _{VD} | Large-signal differential voltage amplification | $V_{IC} = 1 \text{ V}, \text{ R}_{L} = 100 \text{ k}\Omega,$ See Note 6 | 25 | 83 | | 25 | 170 | | V/mV |
| CMRR | Common-mode rejection ratio | $V_O = 1 \text{ V, } V_{IC} = V_{ICR} \text{min,}$ $R_S = 50 \Omega$ | 65 | 92 | | 65 | 91 | | dB |
| k _{SVR} | Supply-voltage rejection ratio $(\Delta V_{DD} / \Delta V_{IO})$ | $V_{DD} = 3 \text{ V to 5 V, V}_{IC} = 1 \text{ V,}$ $V_{O} = 1 \text{ V, R}_{S} = 50 \Omega$ | 70 | 94 | | 70 | 94 | | dB |
| I _{DD} | Supply current | V _O = 1 V, V _{IC} = 1 V, No load | | 320 | 1000 | | 420 | 1120 | μА |

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually.

6. At V_{DD} = 5 V, V_{O} = 0.25 V to 2 V; at V_{DD} = 3 V, V_{O} = 0.5 V to 1.5 V.



TLV2334I LinCMOS™ LOW-VOLTAGE MEDIUM-POWER QUAD OPERATIONAL AMPLIFIERS


SLOS113-D4036, MAY 1992

table of graphs

| | | Lead to the second of the seco | FIGURE |
|----------------------------------|--|--|--------|
| VIO | Input offset voltage | Distribution | 1, 2 |
| ανιο | Input offset voltage temperature coefficient | Distribution | 3, 4 |
| | High-level output voltage | vs Output current | 5 |
| VOH | | vs Supply voltage | 6 |
| | | vs Temperature | 7 |
| | Low-level output voltage | vs Common-mode input voltage | 8 |
| V | | vs Temperature | 9, 11 |
| VOL | | vs Differential input voltage | 10 |
| | | vs Low-level output current | 12 |
| A _{VD} | Diff. | vs Supply voltage | 13 |
| | Differential voltage amplification | vs Temperature | 14 |
| I _{IB} /I _{IO} | Input bias and offset current | vs Temperature | 15 |
| V _{IC} | Common-mode input voltage | vs Supply voltage | 16 |
| lDD | Cuash aureat | vs Supply voltage | 17 |
| | Supply current | vs Temperature | 18 |
| SR | Slew rate | vs Supply voltage | 19 |
| | Siew rate | vs Temperature | 20 |
| V _(OPP) | Maximum peak-to-peak output voltage | vs Frequency | 21 |
| 7 | Gain-bandwidth product | vs Temperature | 22 |
| B ₁ | Gain-bandwidth product | vs Supply voltage | 23 |
| A _{VD} | Differential voltage amplification and phase shift | vs Frequency | 24, 25 |
| фm | | vs Supply voltage | 26 |
| | Phase margin | vs Temperature | 27 |
| | | vs Load capacitance | 28 |
| Vn | Equivalent input noise voltage | vs Frequency | 29 |



TYPICAL CHARACTERISTICS



DISTRIBUTION OF TLV2334 INPUT OFFSET VOLTAGE




Figure 3

DISTRIBUTION OF TLV2334 INPUT OFFSET VOLTAGE




Figure 2

DISTRIBUTION OF TLV2334 INPUT OFFSET VOLTAGE TEMPERATURE COEFFICIENT






Figure 4



TYPICAL CHARACTERISTICS






VIC = 1 V

 $V_{ID} = 100 \text{ mV}$

 $R_I = 100 k\Omega$ TA = 25°C

HIGH-LEVEL OUTPUT VOLTAGE

SUPPLY VOLTAGE






Figure 8

TYPICAL CHARACTERISTICS




Figure 9




Figure 11




Figure 10

LOW-LEVEL OUTPUT VOLTAGE





Figure 12

TYPICAL CHARACTERISTICS

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION SUPPLY VOLTAGE 500 $R_L = 100 \text{ k}\Omega$ Avp - Differential Voltage Amplification – V/mV 450 400 350 300 40°C 250 TA = 25°C 200 150 TA = 85°C 100 50 0 0 V_{DD} - Supply Voltage - V

INPUT BIAS CURRENT AND INPUT OFFSET CURRENT

Figure 13



LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION vs





Figure 14


COMMON-MODE INPUT VOLTAGE POSITIVE LIMIT





NOTE 4: The typical values of input bias current and input offset current below 5 pA were determined mathematically.




TYPICAL CHARACTERISTICS










TYPICAL CHARACTERISTICS






Figure 21

Figure 22

UNITY-GAIN BANDWIDTH vs




Figure 23



TYPICAL CHARACTERISTICS

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT




Figure 24

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT






Figure 25



TYPICAL CHARACTERISTICS










Figure 27

EQUIVALENT INPUT NOISE VOLTAGE




Figure 29



PARAMETER MEASUREMENT INFORMATION

single-supply versus split-supply test circuits

Because the TLV2334I is optimized for single-supply operation, circuit configurations used for the various tests often present some inconvenience since the input signal, in many cases, must be offset from ground. This inconvenience can be avoided by testing the device with split supplies and the output load tied to the negative rail. A comparison of single-supply versus split-supply test circuits is shown below. The use of either circuit will give the same result.




Figure 30. Unity-Gain Amplifier




Figure 31. Noise Test Circuit




Figure 32. Gain-of-100 Inverting Amplifier



PARAMETER MEASUREMENT INFORMATION

input bias current

Because of the high input impedance of the TLV2334l operational amplifier, attempts to measure the input bias current can result in erroneous readings. The bias current at normal ambient temperature is typically less than 1 pA, a value that is easily exceeded by leakages on the test socket. Two suggestions are offered to avoid erroneous measurements:

- 1. Isolate the device from other potential leakage sources. Use a grounded shield around and between the device inputs (see Figure 33). Leakages that would otherwise flow to the inputs will be shunted away.
- Compensate for the leakage of the test socket by actually performing an input bias current test (using a picoammeter) with no device in the test socket. The actual input bias current can then be calculated by subtracting the open-socket leakage readings from the readings obtained with a device in the test socket.

One word of caution, many automatic testers as well as some bench-top operational amplifier testers use the servo-loop technique with a resistor in series with the device input to measure the input bias current (the voltage drop across the series resistor is measured and the bias current is calculated). This method requires that a device be inserted into the test socket to obtain a correct reading; therefore, an open-socket reading is not feasible using this method.




Figure 33. Isolation Metal Around Device Inputs
(N Dual-In-Line Package)

low-level output voltage

To obtain low-supply-voltage operation, some compromise is necessary in the input stage. This compromise results in the device low-level output being dependent on both the common-mode input voltage level as well as the differential input voltage level. When attempting to correlate low-level output readings with those quoted in the electrical specifications, these two conditions should be observed. If conditions other than these are to be used, please refer to the Typical Characteristics section of this data sheet.

input offset voltage temperature coefficient

Erroneous readings often result from attempts to measure temperature coefficient of input offset voltage. This parameter is actually a calculation using input offset voltage measurements obtained at two different temperatures. When one (or both) of the temperatures is below freezing, moisture can collect on both the device and the test socket. This moisture will result in leakage and contact resistance which can cause erroneous input offset voltage readings. The isolation techniques previously mentioned have no effect on the leakage since the moisture also covers the isolation metal itself, thereby rendering it useless. It is suggested that these measurements be performed at temperatures above freezing to minimize error.

full power response

Full power response, the frequency above which the operational amplifier slew rate limits the output voltage swing, is often specified two ways: full-linear response and full-peak response. The full-linear response is



PARAMETER MEASUREMENT INFORMATION

generally measured by monitoring the distortion level of the output while increasing the frequency of a sinusoidal input signal until the maximum frequency is found above which the output contains significant distortion. The full-peak response is defined as the maximum output frequency, without regard to distortion, above which full peak-to-peak output swing cannot be maintained.

Because there is no industry-wide accepted value for significant distortion, the full-peak response is specified in this data sheet and is measured using the circuit of Figure 30. The initial setup involves the use of a sinusoidal input to determine the maximum peak-to-peak output of the device (the amplitude of the sinusoidal wave is increased until clipping occurs). The sinusoidal wave is then replaced with a square wave of the same amplitude. The frequency is then increased until the maximum peak-to-peak output can no longer be maintained (Figure 34). A square wave is used to allow a more accurate determination of the point at which the maximum peak-to-peak output is reached.




Figure 34. Full-Power-Response Output Signal

test time

Inadequate test time is a frequent problem, especially when testing CMOS devices in a high-volume, short-test-time environment. Internal capacitances are inherently higher in CMOS than in bipolar and BiFET devices, and require longer test times than their bipolar and BiFET counterparts. The problem becomes more pronounced with reduced supply levels and lower temperatures.

TYPICAL APPLICATION DATA

single-supply operation

While the TLV2334I will perform well using dual-power supplies (also called balanced or split supplies), the design is optimized for single-supply operation.

This includes an input common-mode voltage range that encompasses ground as well as an output voltage range that pulls down to ground. The supply voltage range extends down to 2 V, thus allowing operation with supply levels commonly available for TTL and HCMOS.

Many single-supply applications require that a voltage be applied to one input to establish a reference level that is above ground. This virtual ground can be generated using two large resistors, but a prefered technique is to use a virtual ground generator such as the TLE2426. The TLE2426 supplies an accurate voltage equal to $V_{DD}/2$, while consuming very little power, and is suitable for supply voltages of greater than 4 V.




Figure 35. Inverting Amplifier With Voltage Reference



TYPICAL APPLICATION DATA

The TLV2334I works well in conjunction with digital logic; however, when powering both linear devices and digital logic from the same power supply, the following precautions are recommended:

- Power the linear devices from separate bypassed supply lines (see Figure 36); otherwise, the linear device supply rails can fluctuate due to voltage drops caused by high switching currents in the digital logic.
- 2. Use proper bypass techniques to reduce the probability of noise-induced errors. Single capacitive decoupling is often adequate; however, RC decoupling may be necessary in high-frequency applications.




Figure 36. Common Versus Separate Supply Rails

input characteristics

The TLV2334I is specified with a minimum and a maximum input voltage that, if exceeded at either input, could cause the device to malfunction. Exceeding this specified range is a common problem, especially in single-supply operation. Note that the lower range limit includes the negative rail, while the upper range limit is specified at $V_{DD} - 1$ V at $T_A = 25$ °C and at $V_{DD} - 1.2$ V at all other temperatures.

The use of the polysilicon-gate process and the careful input circuit design gives the TLV2334I very good input offset voltage drift characteristics relative to conventional metal-gate processes. Offset voltage drift in CMOS devices is highly influenced by threshold voltage shifts caused by polarization of the phosphorus dopant implanted in the oxide. Placing the phosphorus dopant in a conductor (such as a polysilicon gate) alleviates the polarization problem, thus reducing threshold voltage shifts by more than an order of magnitude. The offset voltage drift with time has been calculated to be typically 0.1 µV/month, including the first month of operation.

Because of the extremely high input impedance and resulting low-bias current requirements, the TLV2334I is well suited for low-level signal processing; however, leakage currents on printed circuit boards and sockets can easily exceed bias-current requirements and cause a degradation in device performance. It is good practice to include guard rings around inputs (similar to those of Figure 33 in the Parameter Measurment Information section). These guards should be driven from a low-impedance source at the same voltage level as the common-mode input (see Figure 37).

The inputs of any unused amplifiers should be tied to ground to avoid possible oscillation.



TYPICAL APPLICATION DATA




Figure 37. Guard Ring Schemes

noise performance

The noise specifications in operational amplifier circuits are greatly dependent on the current in the first-stage differential amplifier. The low input bias current requirements of the TLV2334I results in a very low noise current, which is insignificant in most applications. This feature makes the devices especially favorable over bipolar devices when using values of circuit impedance greater than 50 k Ω , since bipolar devices exhibit greater noise currents.

feedback

Operational amplifier circuits nearly always employ feedback, and since feedback is the first prerequisite for oscillation, a little caution is appropriate. Most oscillation problems result from driving capacitive loads and ignoring stray input capacitance. A small-value capacitor connected in parallel with the feedback resistor is an effective remedy (see Figure 38). The value of this capacitor is optimized empirically.

electrostatic discharge protection

The TLV2334I incorporates an internal electrostatic discharge (ESD) protection circuit that will prevent




Figure 38. Compensation for Input Capacitance

functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2. Care should be exercised, however, when handling these devices as exposure to ESD may result in the degradation of the device parametric performance. The protection circuit also causes the input bias currents to be temperature dependent and have the characteristics of a reverse-biased diode.

latch-up

Because CMOS devices are susceptible to latch-up due to their inherent parasitic thyristors, the TLV2334I inputs and output are designed to withstand -100-mA surge currents without sustaining latch-up; however, techniques should be used to reduce the chance of latch-up whenever possible. Internal protection diodes



TYPICAL APPLICATION DATA

should not by design be forward biased. Applied input and output voltage should not exceed the supply voltage by more than 300 mV. Care should be exercised when using capacitive coupling on pulse generators. Supply transients should be shunted by the use of decoupling capacitors (0.1 μ F typical) located across the supply rails as close to the device as possible.

The current path established if latch-up occurs is usually between the positive supply rail and ground and can be triggered by surges on the supply lines and/or voltages on either the output or inputs that exceed the supply voltage. Once latch-up occurs, the current flow is limited only by the impedance of the power supply and the forward resistance of the parasitic thyristor and usually results in the destruction of the device. The chance of latch-up occuring increases with increasing temperature and supply voltages.

output characteristics

The output stage of the TLV2334I is designed to sink and source relatively high amounts of current (see Typical Characteristics). If the output is subjected to a short-circuit condition, this high-current capability can cause device damage under certain conditions. Output current capability increases with supply voltage.

Although the TLV 23341 possesses excellent highlevel output voltage and current capability, methods are available for boosting this capability, if needed. The simplest method involves the use of a pullup resistor (Rp) connected from the output to the positive supply rail (see Figure 39). There are two disadvantages to the use of this circuit. First, the NMOS pulldown transistor, N4 (see equivalent schematic) must sink a comparatively large amount of current. In this circuit, N4 behaves like a linear resistor with an on-resistance between approximately 60 Ω and 180 Ω , depending on how hard the operational amplifier input is driven. With very low values of Rp, a voltage offset from 0 V at the output will occur. Secondly, pullup resistor Rp acts as a drain load to N4 and the gain of the operational amplifier is reduced at output voltage levels where N5 is not supplying the output current.

All operating characteristics of the TLV2334I are measured using a 20-pF load. The devices will drive higher capacitive loads; however, as output load capacitance increases, the resulting response pole occurs at lower frequencies, thereby causing ringing, peaking, or even oscillation (see Figures 41, 42, and 43). In many cases, adding some compensation in the form of a series resistor in the feedback loop will alleviate the problem.




Figure 39. Resistive Pullup to Increase VOH







Figure 40. Test Circuit for OutputCharacteristics



TYPICAL APPLICATION DATA









(a) $C_L = 20 \text{ pF}$, $R_L = NO \text{ LOAD}$


(b) $C_L = 130 \text{ pF}$, $R_L = NO \text{ LOAD}$

(c) $C_L = 150 \text{ pF}$, $R_L = NO \text{ LOAD}$

Figure 41. Effect of Capacitive Loads in High-Bias Mode









(a) $C_L = 20 pF$, $R_L = NO LOAD$


(b) $C_L = 170 pF$, $R_L = NO LOAD$

(c) $C_L = 190 \text{ pF}$, $R_L = NO \text{ LOAD}$

Figure 42. Effect of Capacitive Loads in Medium-Bias Mode







(a) $C_L = 20 pF$, $R_L = NO LOAD$

(b) $C_L = 260 pF$, $R_L = NO LOAD$

(c) $C_L = 310 \text{ pF}$, $R_L = NO \text{ LOAD}$

Figure 43. Effect of Capacitive Loads in Low-Bias Mode





TLV2341I, TLV2341Y LinCMOS™ PROGRAMMABLE LOW-VOLTAGE OPERATIONAL AMPLIFIERS

SLOS110-D4018, MAY 1992

- Wide Range of Supply Voltages Over Specified Temperature Range:
 T_Δ = -40°C to 85°C . . . 2 V to 8 V
- Fully Characterized at 3 V and 5 V
- Single-Supply Operation
- Common-Mode Input-Voltage Range Extends Below the Negative Rail and up to V_{DD} - 1 V at 25°C
- Output Voltage Range Includes Negative Rail

- High Input Impedance . . . $10^{12} \Omega$ Typical
- Low Noise . . . 25 nV√Hz Typically at f = 1 kHz (High-Bias Mode)
- ESD-Protection Circuitry
- Designed-In Latch-Up Immunity
- Bias-Select Feature Enables Maximum Supply Current Range From 17 μA to 1.5 mA at 25°C





description

The TLV2341 operational amplifier has been specifically developed for low-voltage, single supply applications and is fully specified to operate over a voltage range of 2 V to 8 V. The device uses the Texas Instruments silicongate LinCMOSTM technology to facilitate low-power, low-voltage operation and excellent offset-voltage stability. LinCMOSTM technology also enables extremely high input impedance and low bias currents allowing direct interface to high-impedance sources.

The TLV2341 offers a bias-select feature, which allows the device to effectively be programmed with a wide range of different supply currents, and therefore different levels of ac performance. The supply current can be set at 17 µA, 250 µA, or 1.5 mA, which results in a slew-rate specifications between 0.02 and 2.1 V/µs (at 3 V).

The TLV2341 operational amplifiers are especially well suited to single-supply applications and are fully specified and characterized at 3-V and 5-V power supplies. This low-voltage single-supply operation combined with low power consumption makes this device a good choice for remote, inaccessible, or portable battery-powered applications. The common-mode input range includes the negative rail.

AVAILABLE OPTIONS

| | V | | PACKAGE | | СНІР | |
|----------------|-----------------------------------|-------------------------|-----------------------|---------------|-------------|--|
| TA | V _{IO} max AT 25°C | SMALL OUTLINE (D) | PLASTIC DIP (P) | TSSOP (PW) | FORM (Y) | |
| - 40°C to 85°C | 8 mV | TLV2341ID | TLV2341IP | TLV2341IPW | TLV2341Y | |

The D package is available taped and reeled. Add R suffix to the device type (e.g., TLV2341IDR). The PW package is only available left-end taped and reeled (e.g., TLV2341IPWLE).

LinCMOS™ is a trademark of Texas Instruments Incorporated



description (continued)

The device inputs and outputs are designed to withstand –100-mA currents without sustaining latch-up.

The TLV2341 incorporates internal ESD-protection circuits that will prevent functional failures at voltages up to 2000 V as tested under MIL-STD 883 C, Methods 3015.2; however, care should be exercised in handling these devices as exposure to ESD may result in the degradation of the device parametric performance.

bias-select feature


The TLV2341 offers a bias-select feature that allows the user to select any one of three bias levels, depending on the level of performance desired. The tradeoffs between bias levels involve ac performance and power dissipation (see Table 1).

| TYPICAL PARAMETER VALUES | | | MODE | | | | | |
|--------------------------|---|--------------------------------------|--|----------------------------|--------|--|--|--|
| | $T_A = 25^{\circ}C$, $V_{DD} = 3 \text{ V}$ | HIGH-BIAS $R_L = 10 \text{ k}\Omega$ | MEDIUM-BIAS R _L = 100 kΩ | LOW-BIAS $R_L = 1 M\Omega$ | UNIT | | | |
| PD | Power dissipation | 975 | 195 | 15 | μW | | | |
| SR | Slew rate | 2.1 | 0.38 | 0.02 | V/µs | | | |
| Vn | Equivalent input noise voltage at f = 1 kHz | 25 | 32 | 68 | nV/√Hz | | | |
| B ₁ | Unity-gain bandwidth | 790 | 300 | 27 | kHz | | | |
| <i>φ</i> m | Phase margin | 49° | 39° | 34° | | | | |
| Avn | Large-signal differential voltage amplification | 11 | 83 | 400 | V/mV | | | |

Table 1. Effect of Bias Selection on Performance

bias selection

Bias selection is achieved by connecting the bias-select pin to one of three voltage levels (see Figure 1). For medium-bias applications, it is recommended that the bias-select pin be connected to the midpoint between the supply rails. This procedure is simple in split-supply applications since this point is ground. In single-supply applications, the medium-bias mode will necessitate using a voltage divider as indicated in Figure 1. The use of large-value resistors in the voltage divider will reduce the current drain of the divider from the supply line. However, large-value resistors used in conjunction with a large-value capacitor will require significant time to charge up to the supply midpoint after the supply is switched on. A voltage other than the midpoint may be used if it is within the voltages specified in the following table.



| BIAS MODE | BIAS-SELECT VOLTAGE (Single Supply) |
|-----------|--|
| Low | V _{DD} |
| Medium | 1 V to V _{DD} – 1 V |
| High | GND |

Figure 1. Bias Selection for Single-Supply Applications



TLV2341I, TLV2341Y LinCMOS™ PROGRAMMABLE LOW-VOLTAGE OPERATIONAL AMPLIFIERS

SLOS110-D4018, MAY 1992

high-bias mode

In the high-bias mode, the TLV2341 series features low offset voltage drift, high input impedance, and low noise. Speed in this mode approaches that of BiFET devices but at only a fraction of the power dissipation.

medium-bias mode

The TLV2341 in the medium-bias mode features low offset voltage drift, high input impedance, and low noise. Speed in this mode is similar to general-purpose bipolar devices, but power dissipation is only a fraction of that consumed by bipolar devices.

low-bias mode

In the low-bias mode, the TLV2341 features low offset voltage drift, high input impedance, extremely low power consumption, and high differential voltage gain.


ORDER OF CONTENTS

| TOPIC | BIAS MODE |
|--|-----------------------------|
| schematic | all |
| absolute maximum ratings | all |
| recommended operating conditions | all |
| electrical characteristics operating characteristics typical characteristics | high (Figures 2 – 31) |
| electrical characteristics operating characteristics typical characteristics | medium (Figures 32 – 61) |
| electrical characteristics operating characteristics typical characteristics | low (Figures 62 – 91) |
| parameter measurement information | all |
| application information | all |



TLV2341Y chip information


These chips, properly assembled, display characteristics similar to the TLV2341I (see electrical tables). Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.





equivalent schematic

| COMPONENT | COUNT |
|-------------|-------|
| Transistors | 27 |
| Diodes | 2 |
| Resistors | 7 |
| Capacitors | 1 |



absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

| Supply voltage, V _{DD} (see Note 1) | |
|--|------------------------------|
| Differential input voltage (see Note 2) | ± V _{DD} |
| Input voltage range, V _I (any input) | |
| Input current, I _I | ± 5 mĀ |
| Output current, I _O | ± 30 mA |
| Duration of short-circuit current at (or below) T _A = 25°C (see Note 3) | Unlimited |
| Continuous total dissipation | See Dissipation Rating Table |
| Operating free-air temperature range, TA | – 40°C to 85°C |
| Storage temperature range | – 65°C to 150°C |
| Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, P, or P | W package 260°C |

†Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "reccommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.
 - 2. Differential voltages are at the noninverting input with respect to the inverting input.
 - 3. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded (see application section).



TLV23411, TLV2341Y LinCMOS™ PROGRAMMABLE LOW-VOLTAGE OPERATIONAL AMPLIFIERS

SLOS110-D4018, MAY 1992

DISSIPATION RATING TABLE

| T _A ≤ 25°C PACKAGE POWER RATING | | DERATING FACTOR ABOVE T _A = 25°C | T _A = 85°C POWER RATING |
|---|---------|--|---------------------------------------|
| D | 725 mW | 5.8 mW/°C | 377 mW |
| Р | 1000 mW | 8.0 mW/°C | 520 mW |
| PW | 525 mW | 4.2 mW/°C | 273 mW |

recommended operating conditions

| | | MIN | MAX | UNIT |
|--|-----------------------|-------|-----|------|
| Supply voltage, V _{DD} | | 2 | 8 | ٧ |
| Common-mode input voltage, V _{IC} | V _{DD} = 3 V | - 0.2 | 1.8 | |
| | V _{DD} = 5 V | - 0.2 | 3.8 | V |
| Operating free-air temperature, TA | | - 40 | 85 | °C |



HIGH-BIAS MODE

electrical characteristics at specified free-air temperature (unless otherwise noted)

| | DADAMETED | TEST CONDITIONS | T _A † | V | V _{DD} = 3 V | | V _{DD} = 5 V | | | UNIT |
|---------------------------------|---|--|--------------------|---------|-----------------------|--------------------|-----------------------|-----------|------|-------|
| | PARAMETER | TEST CONDITIONS | 'A' | MIN | TYP | MAX | MIN | TYP | MAX | UNIT |
| V _{IO} | Input offset voltage | $V_O = 1 V$, $V_{IC} = 1 V$, | 25°C | | 0.6 | 8 | | 1.1 | 8 | mV |
| ۷IO | input onset voltage | $R_S = 50 \Omega$, $R_L = 10 k\Omega$ | Full range | | | 10 | | | 10 |] "" |
| αVIO | Average temperature coefficient of input offset voltage | | 25°C to 85°C | | 2.7 | | | 2.7 | | μV/°C |
| l _{IO} | Input offset current (see Note 4) | V _O = 1 V, V _{IC} = 1 V | 25°C 85°C | s i | 0.1 22 | 1000 | | 0.1 | 1000 | pА |
| I _{IB} | Input bias current (see Note 4) | V _O = 1 V, V _{IC} = 1 V | 25°C 85°C | | 0.6 175 | 2000 | | 0.6 | 2000 | рА |
| | | AIC - 1 A | | - 0.2 | - 0.3 | 2000 | -0.2 | - 0.3 | 2000 | |
| Vion | Common-mode input | | 25°C | to 2 | to 2.3 | | to 4 | to 4.2 | | V |
| VICR voltage range (see Note 5) | | Full range | - 0.2 to 1.8 | | | - 0.2 to 3.8 | | | V | |
| VOL | V _{OH} High-level output voltage | $V_{IC} = 1 \text{ V},$ $V_{ID} = 100 \text{ mV},$ | 25°C | 1.75 | 1.9 | | 3.2 | 3.7 | | v |
| ·On | | I _{OL} = -1 mA | Full range | 1.7 | | | 3 | | | ' |
| V _{OL} | Low-level output voltage | $V_{IC} = 1 V$ $V_{ID} = -100 \text{ mV},$ | 25°C | , | 120 | 150 | | 90 | 150 | mV |
| | | I _{OL} = 1 mA | Full range | | | 190 | | | 190 | |
| A _{VD} | Large-signal differential | $V_{IC} = 1 V$, $R_{I} = 10 k\Omega$, | 25°C | 3 | 11 | | 5 | 23 | | V/mV |
| | voltage amplification | See Note 6 | Full range | 2 | | | 3.5 | | | |
| CMRR | Common-mode rejection ratio | $V_O = 1 V$, $V_{IC} = V_{ICR}$ min, | 25°C | 65 | 78 | * 1 | 65 | 80 | | dB |
| | · · · · · · · · · · · · · · · · · · · | $R_S = 50 \Omega$ | Full range | 60 | | | 60 | | | |
| ksvr | Supply-voltage rejection ratio | $V_{DD} = 3 \text{ V to 5 V},$ $V_{IC} = 1 \text{ V}, V_{O} = 1 \text{ V},$ | 25°C | 70 | 95 | | 70 | 95 | - | dB |
| JVII | (ΔV _{DD} / ΔV _{IO}) | $R_S = 50 \Omega$ | Full range | 65 | | | 65 | | | |
| I _{I(SEL)} | Bias select current | V _{I(SEL)} = 0 | 25°C | | - 1.2 | | | - 1.4 | | μА |
| lDD | Supply current | V _O = 1 V, V _{IC} = 1 V, | 25°C | | 325 | 1500 | | 675 | 1600 | μА |
| טטי | Coppi, Culton | No load | Full range | | | 2000 | | | 2200 | μΑ. |

†Full range is - 40°C to 85°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually.

6. At $V_{DD} = 5 \text{ V}$, $V_{O} = 0.25 \text{ V}$ to 2 V; at $V_{DD} = 3 \text{ V}$, $V_{O} = 0.5 \text{ V}$ to 1.5 V.



HIGH-BIAS MODE

operating characteristics at specified free-air temperature, V_{DD} = 3 V

| PARAMETER | | TEST COND | ITIONS | TA | MIN TYP | MAX | UNIT |
|---------------------|--------------------------------|---|-----------------|-------|---------|------|--------|
| SR | R Slew rate at unity gain | $V_{ C} = 1 V$, $R_L = 10 k\Omega$, $V_{ PP} = 1 V$ | | 25°C | 2.1 | V/μs | |
| SN | | C _L = 20 pF. See Figure 92 | $C_L = 20 pF$, | 85°C | 1.7 | | ν/μς |
| v _n | Equivalent input noise voltage | f = 1 kHz, R _S = 1 See Figure 93 | 00 Ω, | 25°C | 25 | | nV/√Hz |
| _ | | $V_O = V_{OH}$, $C_L = 20 \text{ pF}$, $R_L = 10 \text{ k}\Omega$, See Figure 92 | | 25°C | 170 | | |
| ВОМ | Maximum output swing bandwidth | | | 85°C | 145 | - | kHz |
| _ | | V _i = 10 mV, C _L = 20 | ρF, | 25°C | 790 | | |
| B ₁ | Unity-gain bandwidth | R _L = 10 kΩ, See Figure 94 | | 85°C | 690 | | kHz |
| | | $V_i = 10 \text{ mV}, f = B_1,$ | | -40°C | 53° | | |
| $\phi_{\mathbf{m}}$ | Phase margin | C _L = 20 pF, R _L = 10 |) kΩ | 25°C | 49° | | 1 |
| | | See Figure 94 | | 85°C | 47° | | 1 |

operating characteristics at specified free-air temperature, V_{DD} = 5 V

| PARAMETER | | TEST COND | ITIONS | TA | MIN TYP | MAX | UNIT |
|----------------|--|--|------------------------|-------|---------|-----------|--------|
| | | | * *** | 25°C | 3.6 | | |
| 0.00 | | $V_{IC} = 1 V$, $R_{I} = 10 k\Omega$, | V _{IPP} = 1 V | 85°C | 2.8 | | |
| SR | SR Slew rate at unity gain CL = 20 pF, See Figure 92 | C _L = 20 pF, | | 25°C | 2.9 | | V/µs |
| | | V _{IPP} = 2.5 V | 85°C | 2.3 | | | |
| V _n | Equivalent input noise voltage | $f = 1 \text{ kHz}, R_S = 100 \Omega,$ See Figure 93 | | 25°C | 25 | | nV/√Hz |
| n . | Maximum autout aviage handwidth | $V_O = V_{OH}$, $C_L = 20 \text{ pF}$, $R_L = 10 \text{ k}\Omega$, See Figure 92 | | 25°C | 320 | | |
| ВОМ | Maximum output swing bandwidth | | | 85°C | 250 | | kHz |
| | I to be a control to a control date | V _i = 10 mV, C ₁ = 2 | 20 pF, | 25°C | 1.7 | | |
| B ₁ | Unity-gain bandwidth | R_L = 10 kΩ, See Figure 94 | | 85°C | 1.2 | Against 1 | MHz |
| | | $V_i = 10 \text{ mV}, f = B_1,$ $C_L = 20 \text{ pF}, R_L = 10 \text{ k}\Omega,$ See Figure 94 | | -40°C | 49° | | |
| ϕ_{m} | Phase margin | | | 25°C | 46° | | |
| | | | | 85°C | 43° | | 1 |

HIGH-BIAS MODE

electrical characteristics at specified free-air temperature, TA = 25°C (unless otherwise noted)

| PARAMETER | | TEST COMPLETIONS | TEGT COMPITIONS V | V _{DD} = 3 V | | | V _{DD} = 5 V | | |
|------------------|--|--|-------------------|-----------------------|------|-------------|-----------------------|------|------|
| | | TEST CONDITIONS | MIN | TYP | MAX | MIN | TYP | MAX | UNIT |
| V _{IO} | Input offset voltage | $V_O = 1 \text{ V}, V_{ C} = 1 \text{ V},$ $R_S = 50 \Omega, R_L = 10 \text{ k}\Omega$ | | 0.6 | 8 | | 1.1 | 8 | mV |
| 10 | Input offset current (see Note 4) | V _O = 1 V, V _{IC} = 1 V | | 0.1 | | | 0.1 | | pΑ |
| I _{IB} | Input bias current (see Note 4) | V _O = 1 V, V _{IC} = 1 V | | 0.6 | | | 0.6 | | pΑ |
| V _{ICR} | Common-mode input voltage range (see Note 5) | | - 0.2 to | - 0.3 to 2.3 | 23 | - 0.2 to | - 0.3 to 4.2 | | V |
| V _{ОН} | High-level output voltage | V _{IC} = 1 V, V _{ID} = 100 mV, I _{OL} = -1 mA | 1.75 | 1.9 | | 3.2 | 3.7 | | v |
| VOL | Low-level output voltage | $V_{IC} = 1 \text{ V}, V_{ID} = -100 \text{ mV},$ $I_{OL} = 1 \text{ mA}$ | | 120 | 150 | | 90 | 150 | mV |
| A _{VD} | Large-signal differential voltage amplification | V_{IC} = 1 V, R_L = 10 k Ω , See Note 6 | 3 | 11 | | 5 | 23 | | V/mV |
| CMRR | Common-mode rejection ratio | $V_O = 1 \text{ V}, V_{IC} = V_{ICR} \text{min},$ $R_S = 50 \Omega$ | 65 | 78 | | 65 | 80 | | dB |
| ksvr | Supply-voltage rejection ratio $(\Delta V_{DD} / \Delta V_{IO})$ | $V_{DD} = 3 \text{ V to 5 V, } V_{IC} = 1 \text{ V,}$ $V_{O} = 1 \text{ V, } R_{S} = 50 \Omega$ | 70 | 95 | | 70 | 95 | | dB |
| l(SEL) | Bias select current | V _{I(SEL)} = 0 | | - 1.2 | | | - 1.4 | | .A |
| l _{DD} | Supply current | V _O = 1 V, V _{IC} = 1 V, No load | | 325 | 1500 | | 675 | 1600 | μА |

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually.

6. At $V_{DD} = 5 \text{ V}$, $V_{O} = 0.25 \text{ V}$ to 2 V; at $V_{DD} = 3 \text{ V}$, $V_{O} = 0.5 \text{ V}$ to 1.5 V.



TLV2341I LinCMOS™ PROGRAMMABLE LOW-VOLTAGE OPERATIONAL AMPLIFIERS

SLOS110-D4018, MAY 1992


TYPICAL CHARACTERISTICS (HIGH-BIAS MODE)

table of graphs

| 1 | | | FIGURE |
|----------------------------------|--|--|--------|
| V _{IO} | Input offset voltage | Distribution | 2, 3 |
| ανιο | Input offset voltage temperature coefficient | Distribution | 4, 5 |
| | | vs Output current | 6 |
| VOH | High-level output voltage | vs Supply voltage | 7 |
| | | vs Temperature | 8 |
| | | vs Common-mode input voltage | 9 |
| V | Low-level output voltage | vs Temperature | 10, 12 |
| V _{OL} | Low-level output voltage | vs Differential input voltage | 11 |
| | | vs Low-level output current | 13 |
| Δ | Differential voltage amplification | vs Supply voltage | 14 |
| A _{VD} | Differential voltage amplification | vs Temperature | 15 |
| I _{IB} /I _{IO} | Input bias and offset current | vs Temperature | 16 |
| V _{IC} | Common-mode input voltage | vs Supply voltage | 17 |
| _ | Supply current | vs Supply voltage | 18 |
| IDD | Supply current | vs Temperature | 19 |
| SR | Slew rate | vs Supply voltage | 20 |
| Sh | Siew rate | vs Temperature | 21 |
| | Bias select current | vs Supply voltage | 22 |
| V _(OPP) | Maximum peak-to-peak output voltage | vs Frequency | 23 |
| | Gain-bandwidth product | vs Temperature | 24 |
| B ₁ | Gain-bandwidth product | vs Supply voltage | 25 |
| A _{VD} | Differential voltage amplification and phase shift | vs Frequency | 26, 27 |
| | | vs Supply voltage | 28 |
| φm | Phase margin | vs Temperature | 29 |
| | | Distribution vs Output current vs Supply voltage vs Temperature vs Common-mode input voltage vs Temperature vs Differential input voltage vs Low-level output current vs Supply voltage vs Temperature vs Temperature vs Supply voltage vs Supply voltage vs Supply voltage vs Temperature vs Supply voltage vs Frequency vs Temperature vs Supply voltage vs Frequency vs Supply voltage vs Frequency vs Supply voltage | 30 |
| V _n | Equivalent input noise voltage | vs Frequency | 31 |



TYPICAL CHARACTERISTICS (HIGH-BIAS MODE)



DISTRIBUTION OF TLV2341





Figure 4






Figure 3

DISTRIBUTION OF TLV2341 INPUT OFFSET VOLTAGE





Figure 5

TYPICAL CHARACTERISTICS (HIGH-BIAS MODE)



HIGH-LEVEL OUTPUT VOLTAGE vs FREE-AIR TEMPERATURE





Figure 8



LOW-LEVEL OUTPUT VOLTAGE

VS

COMMONIMODE INDUIT VOLTAGE




Figure 9

TYPICAL CHARACTERISTICS (HIGH-BIAS MODE)

LOW-LEVEL OUTPUT VOLTAGE FREE-AIR TEMPERATURE 200 $V_{DD} = 3V$ VIC = 1 V Vol - Low-Level Output Voltage - mV 175 $V_{ID} = -100 \text{ mV}$ IOL = 1 mA 150 125 100 75 50 -75 -50 -25 0 25 50 75 100 125 TA - Free-Air Temperature - °C

Figure 10




Figure 12





Figure 11








Figure 13

TYPICAL CHARACTERISTICS (HIGH-BIAS MODE)



INPUT BIAS CURRENT AND INPUT OFFSET CURRENT



LARGE-SIGNAL
DIFFERENTIAL VOLTAGE AMPLIFICATION
vs





Figure 15

COMMON-MODE INPUT VOLTAGE POSITIVE LIMIT

VS SUPPLY VOLTAGE



NOTE 4: The typical values of input bias current and input offset current below 5 pA were determined mathematically.



V_{IC} - Common-Mode Input Voltage - V

TYPICAL CHARACTERISTICS (HIGH-BIAS MODE)




Figure 18 **SLEW RATE**

SUPPLY VOLTAGE

 $V_{IPP} = 1 V$

- Ay = 1

7

5


4

3


2

1 0 0

Slew Rate – V/μs









 $R_L = 10 k\Omega$ $C_{l} = 20 pF$ TA = 25°C V_{DD} - Supply Voltage - V

Figure 20

Figure 21

TYPICAL CHARACTERISTICS (HIGH-BIAS MODE)








Figure 24





Figure 23





TYPICAL CHARACTERISTICS (HIGH-BIAS MODE)

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT




Figure 26

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT







Figure 27




TYPICAL CHARACTERISTICS (HIGH-BIAS MODE)












Figure 30

Figure 31

[†]Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



40

MEDIUM-BIAS MODE

electrical characteristics at specified free-air temperature (unless otherwise noted)

| 4 | DADAMETED | TEST CONDITIONS | т.+ | ٧ | DD = 3 | ٧ | ٧ | DD = 5 | ٧ | UNIT |
|----------------------|---|--|-----------------|--------------------|-------------------|------|-------------------|-------------------|------|-------|
| | PARAMETER | TEST CONDITIONS | CONDITIONS TAT | MIN | TYP | MAX | MIN | TYP | MAX | ONII |
| V | lanut affact valtage | $V_O = 1 V$, $V_{IC} = 1 V$, | 25°C | | 0.6 | 8 | | 1.1 | 8 | mV |
| V _{IO} | Input offset voltage | $R_S = 50 \Omega$, $R_L = 100 k\Omega$ | Full range | | | 10 | | | 10 | 1110 |
| αVIO | Average temperature coefficient of input offset voltage | | 25°C to 85°C | | 1 | | | 1.7 | | μV/°C |
| lo lo | Input offset current (see Note 4) | V _O = 1 V, V _{IC} = 1 V | 25°C 85°C | | 0.1 22 | 1000 | | 0.1 24 | 1000 | рА |
| I _{IB} | Input bias current (see Note 4) | V _O = 1 V, V _{IC} = 1 V | 25°C 85°C | | 0.6 175 | 2000 | | 0.6 | 2000 | рА |
| | Common-mode input | | 25°C | - 0.2 to 2 | -0.3 to 2.3 | 2000 | -0.2 to | -0.3 to 4.2 | 2000 | V |
| VICR | voltage range (see Note 5) | | Full range | - 0.2 to 1.8 | | | -0.2 to 3.8 | | | ٧ |
| V _{ОН} | High-level output voltage | V _{IC} = 1 V, V _{ID} = 100 mV, | 25°C | 1.75 | 1.9 | | 3.2 | 3.9 | ** | V |
| 011 | | I _{OL} = -1 mA | Full range | 1.7 | | | 3 | | | |
| V _{OL} | Low-level output voltage | $V_{IC} = 1 \text{ V},$ $V_{ID} = -100 \text{ mV},$ | 25°C | | 115 | 150 | | 95 | 150 | mV |
| OL. | | I _{OL} = 1 mA | Full range | | | 190 | | | 190 | |
| A _{VD} | Large-signal differential | $V_{IC} = 1 \text{ V},$ $R_{I} = 100 \text{ k}\Omega,$ | 25°C | 25 | 83 | | 25 | 170 | | V/mV |
| | voltage amplification | See Note 6 | Full range | 15 | | | 15 | | | |
| CMRR | Common-mode rejection ratio | V _O = 1 V, V _{IC} = V _{ICR} min, | 25°C | 65 | 92 | | 65 | 91 | | dB |
| · · · · · · | - Common mode rejection ratio | $R_S = 50 \Omega$ | Full range | 60 | | | 60 | | | |
| ksvr. | Supply-voltage rejection ratio | $V_{DD} = 3 \text{ V to 5 V},$ $V_{IC} = 1 \text{ V}, V_{O} = 1 \text{ V},$ | 25°C | 70 | 94 | | 70 | 94 | | dB |
| n | (ΔV _{DD} / ΔV _{IO}) | $R_S = 50 \Omega$ | Full range | 65 | | | 65 | | | |
| I _I (SEL) | Bias select current | V _{I(SEL)} = 0 | 25°C | | -100 | | | -130 | | nA |
| IDD | Supply current | V _O = 1 V, V _{IC} = 1 V, | 25°C | | 65 | 250 | | 105 | 280 | μА |
| טטי | Cappy Contain | No load | Full range | | | 360 | | | 400 | , ,,, |

†Full range is - 40°C to 85°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually.

6. At $V_{DD} = 5 \text{ V}$, $V_{O} = 0.25 \text{ V}$ to 2 V; at $V_{DD} = 3 \text{ V}$, $V_{O} = 0.5 \text{ V}$ to 1.5 V.



MEDIUM-BIAS MODE

operating characteristics at specified free-air temperature, $V_{\mbox{DD}}$ = 3 V

| | PARAMETER | TEST COND | ITIONS | TA | MIN TYP M | IAX UNIT |
|----------------|---------------------------------|--|------------------------|-------|-----------|----------|
| SR | Slew rate at unity gain | $V_{IC} = 1 V$, $R_L = 100 k\Omega$, | V _{IPP} = 1 V | 25°C | 0.38 | |
| on. | Siew rate at unity gain | C _L = 20 pF, See Figure 92 | v pp = 1 v | 85°C | 0.29 | V/μs |
| v _n | Equivalent input noise voltage | $f = 1 \text{ kHz}, R_S = 100 \Omega,$ See Figure 93 | | 25°C | 32 | nV/√Hz |
| n . | Maniana and an anima banda idda | $V_{O} = V_{OH}, C_{I} = 20 \text{ pF},$ | | 25°C | 34 | |
| ВОМ | Maximum output swing bandwidth | $R_L = 100 \text{ k}\Omega$, See F | igure 92 | 85°C | 32 | kHz |
| | | V _i = 10 mV, C _L = 2 | 0 pF, | 25°C | 300 | |
| В ₁ | Unity-gain bandwidth | $R_L = 100 \text{ k}\Omega$, See Figure 94 | | 85°C | 235 | kHz |
| | | $V_i = 10 \text{ mV}, f = B_1,$ | | -40°C | 42° | |
| ϕ_{m} | Phase margin | $C_L = 20 \text{ pF}, R_L = 100 \text{ k}\Omega,$ | | 25°C | 39° | |
| | | See Figure 94 | | 85°C | 36° | |

operating characteristics at specified free-air temperature, $V_{DD} = 5 \text{ V}$

| | PARAMETER | TEST COND | ITIONS | TA | MIN | TYP | MAX | UNIT |
|----------------|--------------------------------|---|------------------------|-------|-------|------|-----|--------|
| | Slew rate at unity gain | $V_{IC} = 1 \text{ V},$ $R_{I} = 100 \text{ k}\Omega,$ | V _{IPP} = 1 V | 25°C | | 0.43 | | |
| SR | | | | 85°C | | 0.35 | | |
| Ort | Clew rate at unity gain | C _L = 20 pF, | V 05V | 25°C | 124 1 | 0.40 | | V/μs |
| | | See Figure 92 V _{IPP} = 2.5 V | 85°C | | 0.32 | | 19 | |
| Vn | Equivalent input noise voltage | $f = 1 \text{ kHz}, R_S = 100 \Omega,$ See Figure 93 | | 25°C | | 32 | | nV/√Hz |
| ВОМ | Maximum output swing bandwidth | $V_{O} = V_{OH}, C_{I} = 20 \text{ pF},$ | | 25°C | | 55 | | |
| DOM | Waximum octput swing bandwicki | R_L = 100 kΩ, See F | igure 92 | 85°C | | 45 | | kHz |
| B ₁ | Unity-gain bandwidth | V _i = 10 mV, C ₁ = 2 | 0 pF, | 25°C | | 525 | | |
| ויי | Omy-gain bandwidth | R_L = 100 kΩ, See Figure 94 | | 85°C | | 370 | | kHz |
| | Phase margin | V_i = 10 mV, f = B ₁ , C_L = 20 pF, R_L = 100 k Ω , See Figure 94 | | -40°C | | 43° | | |
| φm | | | | 25°C | | 40° | | |
| | | | | 85°C | | 38° | | |



MEDIUM-BIAS MODE

electrical characteristics at specified free-air temperature, T_A = 25°C (unless otherwise noted)

| PARAMETER | | TEST SOMBITIONS | V _{DD} = 3 \ | | = 3 V | | V _{DD} = 5 V | | |
|------------------|---|--|-----------------------|--------------------|-------|------------|-----------------------|-----|------|
| | | TEST CONDITIONS | | | MAX | MIN | TYP | MAX | UNIT |
| V _{IO} | Input offset voltage | $V_O = 1 \text{ V}, V_{ C} = 1 \text{ V},$ $R_S = 50 \Omega, R_L = 100 \text{ k}\Omega$ | | 0.6 | 8 | | 1.1 | 8 | mV |
| lo | Input offset current (see Note 4) | V _O = 1 V, V _{IC} = 1 V | | 0.1 | | | 0.1 | | pΑ |
| I _{IB} | Input bias current (see Note 4) | V _O = 1 V, V _{IC} = 1 V | | 0.6 | | | 0.6 | | pΑ |
| V _{ICR} | Common-mode input voltage range (see Note 5) | | - 0.2 to | - 0.3 to 2.3 | 1 v. | -0.2 to | - 0.3 to 4.2 | | V |
| Vон | High-level output voltage | V _{IC} = 1 V, V _{ID} = 100 mV, I _{OL} = -1 mA | 1.75 | 1.9 | | 3.2 | 3.9 | | V |
| V _{OL} | Low-level output voltage | $V_{IC} = 1 \text{ V}, V_{ID} = -100 \text{ mV},$ $I_{OL} = 1 \text{ mA}$ | | 115 | 150 | | 95 | 150 | mV |
| A _{VD} | Large-signal differential voltage amplification | $V_{IC} = 1 \text{ V}, \text{ R}_{L} = 100 \text{ k}\Omega,$ See Note 6 | 25 | 83 | | 25 | 170 | | V/mV |
| CMRR | Common-mode rejection ratio | $V_O = 1 \text{ V}, V_{IC} = V_{ICR} \text{min},$ $R_S = 50 \Omega$ | 65 | 92 | | 65 | 91 | | dB |
| ksvr | Supply-voltage rejection ratio $(\Delta V_{DD} / \Delta V_{O})$ | $V_{DD} = 3 \text{ V to 5 V, } V_{IC} = 1 \text{ V,}$ $V_{O} = 1 \text{ V, } R_{S} = 50 \Omega$ | 70 | 94 | | 70 | 94 | | dB |
| I(SEL) | Bias select current | V _{I(SEL)} = 0 | | - 100 | | | – 130 | | nA |
| I _{DD} | Supply current | V _O = 1 V, V _{IC} = 1 V, No load | | 65 | 250 | | 105 | 280 | μА |

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually. 6. At $V_{DD} = 5$ V, $V_{O} = 0.25$ V to 2 V; at $V_{DD} = 3$ V, $V_{O} = 0.5$ V to 1.5 V.



TLV2341I LinCMOS™ PROGRAMMABLE LOW-VOLTAGE OPERATIONAL AMPLIFIERS

SLOS110-D4018, MAY 1992

TYPICAL CHARACTERISTICS (MEDIUM-BIAS MODE)


table of graphs

| | | | FIGURE |
|--------------------|--|-------------------------------|--------|
| V _{IO} | Input offset voltage | Distribution | 32, 33 |
| ανιο | Input offset voltage temperature coefficient | Distribution | 34, 35 |
| | | vs Output current | 36 |
| VOH | High-level output voltage | vs Supply voltage | 37 |
| | | vs Temperature | 38 |
| | | vs Common-mode input voltage | 39 |
| V | Low-level output voltage | vs Temperature | 40, 42 |
| VOL | Low-level output voltage | vs Differential input voltage | 41 |
| | | vs Low-level output current | 43 |
| ۸ | Differential voltage amplification | vs Supply voltage | 44 |
| AVD | Differential voltage amplification | vs Temperature | 45 |
| IB/IO | Input bias and offset current | vs Temperature | 46 |
| VIC | Common-mode input voltage | vs Supply voltage | 47 |
| 1 | Supply current | vs Supply voltage | 48 |
| IDD | Supply current | vs Temperature | 49 |
| SR | Slew rate | vs Supply voltage | 50 |
| JI1 | Siew rate | vs Temperature | 51 |
| | Bias select current | vs Supply voltage | 52 |
| V _(OPP) | Maximum peak-to-peak output voltage | vs Frequency | 53 |
| B ₁ | Gain-bandwidth product | vs Temperature | 54 |
| ויי | Gairi-barlowidiri product | vs Supply voltage | 55 |
| AVD | Differential voltage amplification and phase shift | vs Frequency | 56, 57 |
| | | vs Supply voltage | 58 |
| φm | Phase margin | vs Temperature | 59 |
| | | vs Load capacitance | 60 |
| Vn | Equivalent input noise voltage | vs Frequency | 61 |



5

TYPICAL CHARACTERISTICS (MEDIUM-BIAS MODE)



DISTRIBUTION OF TLV2341 INPUT OFFSET VOLTAGE




Figure 34




Figure 33

- 2

-5 - 4 - 3

DISTRIBUTION OF TLV2341 INPUT OFFSET VOLTAGE TEMPERATURE COEFFICIENT

0

VIO - Input Offset Voltage - mV





Figure 35



TYPICAL CHARACTERISTICS (MEDIUM-BIAS MODE)



HIGH-LEVEL OUTPUT VOLTAGE





Figure 38



LOW-LEVEL OUTPUT VOLTAGE vs




Figure 39

LOW-LEVEL OUTPUT VOLTAGE

SLOS110-D4018, MAY 1992

TYPICAL CHARACTERISTICS (MEDIUM-BIAS MODE)




Figure 40




Figure 41




Figure 42






Figure 43

TYPICAL CHARACTERISTICS (MEDIUM-BIAS MODE)



INPUT BIAS CURRENT AND INPUT



LARGE-SIGNAL
DIFFERENTIAL VOLTAGE AMPLIFICATION
VS




Figure 45

COMMON-MODE INPUT VOLTAGE POSITIVE LIMIT vs

SUPPLY VOLTAGE






Figure 47


NOTE 4: The typical values of input bias current and input offset current below 5 pA were determined mathematically.




TYPICAL CHARACTERISTICS (MEDIUM-BIAS MODE)









TYPICAL CHARACTERISTICS (MEDIUM-BIAS MODE)





Figure 52



MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE




Figure 53

UNITY-GAIN BANDWIDTH





Figure 55

TYPICAL CHARACTERISTICS (MEDIUM-BIAS MODE)

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT



LARGE-SIGNAL DIFFERENTIAL VOLTAGE




Figure 57



TYPICAL CHARACTERISTICS (MEDIUM-BIAS MODE)




Figure 58




Figure 59




Figure 60

100

EQUIVALENT INPUT NOISE VOLTAGE




Figure 61

TLV2341I LinCMOS™ PROGRAMMABLE LOW-VOLTAGE OPERATIONAL AMPLIFIERS

SLOS110-D4018, MAY 1992

LOW-BIAS MODE

electrical characteristics at specified free-air temperature (unless otherwise noted)

| | | TEGT CONDITIONS | + + | ٧ | DD = 3 | ٧ | \ \ | DD = 5 | ٧ | UNIT |
|----------------------|---|--|--------------------|--------------------|--------------------|------|-------------------|--------------------|------------|-------|
| | PARAMETER | TEST CONDITIONS | T _A † | MIN | TYP | MAX | MIN | TYP | MAX | UNIT |
| | | $V_O = 1 V$, $V_{IC} = 1 V$, | 25°C | | 0.6 | 8 | | 1.1 | 8 | mV |
| VIO | Input offset voltage | $R_S = 50 \Omega$, $R_L = 1 M\Omega$ | Full range | | | 10 | | | 10 | IIIV |
| ανιο | Average temperature coefficient of input offset voltage | | 25°C to 85°C | | 1 | | | 1.1 | | μV/°C |
| ĺΙΟ | Input offset current (see Note 4) | V _O = 1 V, V _{IC} = 1 V | 25°C 85°C | - | 0.1 22 | 1000 | | 0.1 | 1000 | рΑ |
| l _{IB} | Input bias current (see Note 4) | V _O = 1 V, V _{IC} = 1 V | 25°C 85°C | | 0.6 175 | 2000 | | 0.6 200 | 2000 | рА |
| | Common-mode input | | 25°C | - 0.2 to 2 | - 0.3 to 2.3 | | - 0.2 to | - 0.3 to 4.2 | | V |
| V _{ICR} | voltage range (see Note 5) | | Full range | - 0.2 to 1.8 | | | -0.2 to 3.8 | | | V |
| V _{OH} | High-level output voltage | $V_{IC} = 1 \text{ V},$ $V_{ID} = 100 \text{ mV},$ | 25°C Full range | 1.75 | 1.9 | | 3.2 | 3.8 | | V |
| V _{OL} | Low-level output voltage | $I_{OL} = -1 \text{ mA}$ $V_{IC} = 1 \text{ V},$ $V_{ID} = -100 \text{ mV},$ $I_{OL} = 1 \text{ mA}$ | 25°C Full range | | 115 | 150 | | 95 | 150 190 | mV |
| A _{VD} | Large-signal differential voltage amplification | $V_{IC} = 1 \text{ V},$ $R_L = 1 \text{ M}\Omega,$ See Note 6 | 25°C Full range | 50 50 | 400 | | 50 50 | 520 | | V/mV |
| CMRR | Common-mode rejection ratio | V _O = 1 V, V _{IC} = V _{ICR} min, | 25°C | 65 | 88 | | 65 | 94 | | dB |
| CIVINN | Common-mode rejection ratio | $R_S = 50 \Omega$ | Full range | 60 | | | 60 | | 1 | |
| ksvr | Supply-voltage rejection ratio | $V_{DD} = 3 \text{ V to 5 V},$ $V_{IC} = 1 \text{ V}, V_{O} = 1 \text{ V},$ | 25°C | 70 | 86 | | 70 | 86 | | dB |
| l _l (SEL) | (ΔV _{DD} / ΔV _{IO}) Bias select current | $R_S = 50 \Omega$ $V_{I(SEL)} = 0$ | Full range 25°C | 65 | 10 | | 65 | 65 | - | nA |
| .(022) | <u></u> | V _O = 1 V, | 25°C | | 5 | 17 | | 10 | 17 | |
| IDD | Supply current | V _{IC} = 1 V, No load | Full range | | | 27 | | | 27 | μΑ |

†Full range is - 40°C to 85°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually.

6. At $V_{DD} = 5 \text{ V}$, $V_{OPP} = 0.25 \text{ V}$ to 2 V; at $V_{DD} = 3 \text{ V}$, $V_{O} = 0.5 \text{ V}$ to 1.5 V.



LOW-BIAS MODE

operating characteristics at specified free-air temperature, $V_{\mbox{DD}}$ = 3 V

| | PARAMETER | TEST COND | ITIONS | TA | MIN TYP | MAX | UNIT | |
|----------------|--------------------------------|--|------------------------|-------|---------|-----|--------|--|
| 0.0 | Slew rate at unity gain | $V_{IC} = 1 V$, $R_{I} = 1 M\Omega$, $V_{IC} = 1 V$ | | 25°C | 0.02 | | | |
| SR | | C _L = 20 pF, See Figure 92 | V _{IPP} = 1 V | 85°C | 0.02 | | V/μs | |
| V _n | Equivalent input noise voltage | f = 1 kHz, R _S = 1 See Figure 93 | 00 Ω, | 25°C | 68 | | nV/√Hz | |
| _ | AA | $V_O = V_{OH}$, $C_L = 20 \text{ pF}$, $R_L = 1 \text{ M}\Omega$, See Figure 92 | | 25°C | 2.5 | | | |
| ВОМ | Maximum output swing bandwidth | | | 85°C | 2 | | kHz | |
| _ | Hair and handridge | V _i = 10 mV, C ₁ = 20 | 0 pF, | 25°C | 27 | | | |
| B ₁ | Unity-gain bandwidth | $R_L = 1 M\Omega$, See Figure 94 | | 85°C | 21 | | kHz | |
| | Phase margin | $V_i = 10 \text{ mV}, f = B_1,$ | | -40°C | 39° | | | |
| ϕ_{m} | | $C_L = 20 \text{ pF}, R_L = 1 \text{ M}\Omega,$ | | 25°C | 34° | - | | |
| | | See Figure 94 | | 85°C | 28° | | | |

operating characteristics at specified free-air temperature, $V_{DD} = 5 V$

| | PARAMETER | TEST COND | DITIONS | TA | MIN TYP | MAX | UNIT |
|----------------|--------------------------------|--|--------------------------|-------|---------|--------|------|
| | | V 1V | V _{IPP} = 1 V | 25°C | 0.03 | | |
| SR | Slew rate at unity gain | $V_{IC} = 1 V$, $R_L = 1 M\Omega$, | vlbb = 1 v | 85°C | 0.03 | | |
| 0, 1 | Sion rate at anny gam | C _L = 20 pF, See Figure 92 | V _{IPP} = 2.5 V | 25°C | 0.03 | | V/µs |
| | | | V pp = 2.5 V | 85°C | 0.02 | | |
| v _n | Equivalent input noise voltage | $f = 1 \text{ kHz}, R_S = \frac{1}{2}$ See Figure 93 | 25°C | 68 | | nV/√Hz | |
| ВОМ | Maximum output swing bandwidth | $V_{O} = V_{OH}, C_{I} = 20 \text{ pF},$ | | 25°C | 5 | | kHz |
| ОМ | Maximum octput swing bandwidth | $R_L = 1 M\Omega$, See Fi | 85°C | 4 | | | |
| B ₁ | Unity-gain bandwidth | V _i = 10 mV, C ₁ = 2 | ?0 pF, | 25°C | 85 | - 4 | |
| ٥١ | Onty-gain bandwidth | $R_L = 1 M\Omega$, See Fi | gure 94 | 85°C | 55 | | kHz |
| | Phase margin | $V_i = 10 \text{ mV}, f = B_1,$ | | -40°C | 38° | | |
| φ _m | | CL = 20 pF, RL = 1 | MΩ, | 25°C | 34° | | |
| | | See Figure 94 | | | | | |

LOW-BIAS MODE

electrical characteristics at sified free-air temperature, T_A = 25°C (unless otherwise noted)

| | | TEST COMPLETIONS | | V _{DD} = 3 V | | | V _{DD} = 5 V | | |
|-----------------|--|--|-------------|-----------------------|-----|-------------|-----------------------|-----|------|
| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | MIN | TYP | MAX | UNIT |
| V _{IO} | Input offset voltage | $V_O = 1 \text{ V}, V_{IC} = 1 \text{ V},$ $R_S = 50 \Omega, R_L = 1 \text{ M}\Omega$ | | 0.6 | 8 | | 1.1 | 8 | mV |
| 10 | Input offset current (see Note 4) | V _O = 1 V, V _{IC} = 1 V | | 0.1 | | | 0.1 | | pΑ |
| IIB | Input bias current (see Note 4) | V _O = 1 V, V _{IC} = 1 V | | 0.6 | | | 0.6 | | pΑ |
| VICR | Common-mode input voltage range (see Note 5) | | - 0.2 to | - 0.3 to 2.3 | | - 0.2 to | - 0.3 to 4.2 | | v |
| V _{OH} | High-level output voltage | $V_{IC} = 1 \text{ V}, V_{ID} = 100 \text{ mV},$ $I_{OL} = -1 \text{ mA}$ | 1.75 | 1.9 | | 3.2 | 3.8 | | V |
| V _{OL} | Low-level output voltage | $V_{IC} = 1 \text{ V}, V_{ID} = -100 \text{ mV},$ $I_{OL} = 1 \text{ mA}$ | | 115 | 150 | | 95 | 150 | mV |
| A _{VD} | Large-signal differential voltage amplification | $V_{IC} = 1 \text{ V}, \text{ R}_{L} = 1 \text{ M}\Omega,$ See Note 6 | 50 | 400 | | 50 | 520 | | V/mV |
| CMRR | Common-mode rejection ratio | $V_O = 1 \text{ V}, V_{IC} = V_{ICR} \text{min},$ $R_S = 50 \Omega$ | 65 | 88 | | 65 | 94 | | dB |
| ksvr | Supply-voltage rejection ratio $(\Delta V_{DD} / \Delta V_{IO})$ | $V_{DD} = 3 \text{ V to 5 V, } V_{iC} = 1 \text{ V,}$ $V_{O} = 1 \text{ V, } R_{S} = 50 \Omega$ | 70 | 86 | | 70 | 86 | | dB |
| l(SEL) | Bias select current | V _{I(SEL)} = 0 | | 10 | | | 65 | | nA |
| I _{DD} | Supply current | V _O = 1 V, V _{IC} = 1 V, No load | | 5 | 17 | | 10 | 17 | μА |

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually.

6. At $V_{DD} = 5 \text{ V}$, $V_{O} = 0.25 \text{ V}$ to 2 V; at $V_{DD} = 3 \text{ V}$, $V_{O} = 0.5 \text{ V}$ to 1.5 V.

TLV2341I LinCMOS™ PROGRAMMABLE LOW-VOLTAGE OPERATIONAL AMPLIFIERS

SLOS110-D4018, MAY 1992

TYPICAL CHARACTERISTICS (LOW-BIAS MODE)

table of graphs

| | | | FIGURE |
|----------------------------------|--|-------------------------------|--------|
| V _{IO} | Input offset voltage | Distribution | 62, 63 |
| αVIO | Input offset voltage temperature coefficient | Distribution | 64, 65 |
| | | vs Output current | 66 |
| VOH | High-level output voltage | vs Supply voltage | 67 |
| | | vs Temperature | 68 |
| | | vs Common-mode input voltage | 69 |
| Voi | Low-level output voltage | vs Temperature | 70, 72 |
| VOL | Low-level output voltage | vs Differential input voltage | 71 |
| | | vs Low-level output current | 73 |
| A _{VD} | Differential voltage amplification | vs Supply voltage | 74 |
| ~∨∪ | Differential voltage amplification | vs Temperature | 75 |
| I _{IB} /I _{IO} | Input bias and offset current | vs Temperature | 76 |
| V _{IC} | Common-mode input voltage | vs Supply voltage | 77 |
| | Supply current | vs Supply voltage | 78 |
| טטי | Supply current | vs Temperature | 79 |
| SB | Slew rate | vs Supply voltage | 80 |
| IlB/IIO VIC IDD SR V(OPP) B1 | Siew rate | vs Temperature | 81 |
| | Bias select current | vs Supply voltage | 82 |
| $V_{(OPP)}$ | Maximum peak-to-peak output voltage | vs Frequency | 83 |
| R. | Gain-bandwidth product | vs Temperature | 84 |
| ارم | dani-bandwidiri product | vs Supply voltage | 85 |
| A _{VD} | Differential voltage amplification and phase shift | vs Frequency | 86, 87 |
| | | vs Supply voltage | 88 |
| ^ф m | Phase margin | vs Temperature | 89 |
| | | vs Load capacitance | 80 |
| V _n | Equivalent input noise voltage | vs Frequency | 91 |






Figure 62




Figure 64




Figure 63





Figure 65











Figure 68



LOW-LEVEL OUTPUT VOLTAGE
vs
COMMON-MODE INPUT VOLTAGE




Figure 69




Figure 70




Figure 71




Figure 72







Figure 73

TYPICAL CHARACTERISTICS (LOW-BIAS MODE)






INPUT BIAS CURRENT AND INPUT OFFSET CURRENT





COMMON-MODE INPUT VOLTAGE POSITIVE LIMIT




NOTE 4: The typical values of input bias current and input offset current below 5 pA were determined mathematically.







SLEW RATE vs



rigule 75





Figure 81









Figure 84



UNITY-GAIN BANDWIDTH vs






Figure 85

TYPICAL CHARACTERISTICS (LOW-BIAS MODE)

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT



LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT





SLOS110-D4018, APRIL 1992

40

38

36

34

32

30

28


26


24

22

- Phase Margin - degrees

TYPICAL CHARACTERISTICS (LOW-BIAS MODE)





PHASE MARGIN

PHASE MARGIN




Figure 90

EQUIVALENT INPUT NOISE VOLTAGE




Figure 91



PARAMETER MEASUREMENT INFORMATION

single-supply versus split-supply test circuits

Because the TLV2341 is optimized for single-supply operation, circuit configurations used for the various tests often present some inconvenience since the input signal, in many cases, must be offset from ground. This inconvenience can be avoided by testing the device with split supplies and the output load tied to the negative rail. A comparison of single-supply versus split-supply test circuits is shown below. The use of either circuit will give the same result.




Figure 92. Unity-Gain Amplifier




Figure 93. Noise Test Circuit




Figure 94. Gain-of-100 Inverting Amplifier



PARAMETER MEASUREMENT INFORMATION

input bias current

Because of the high input impedance of the TLV2341 operational amplifier, attempts to measure the input bias current can result in erroneous readings. The bias current at normal ambient temperature is typically less than 1 pA, a value that is easily exceeded by leakages on the test socket. Two suggestions are offered to avoid erroneous measurements:

- Isolate the device from other potential leakage sources. Use a grounded shield around and between the device inputs (see Figure 95). Leakages that would otherwise flow to the inputs will be shunted away.
- Compensate for the leakage of the test socket by actually performing an input bias current test (using a picoammeter) with no device in the test socket. The actual input bias current can then be calculated by subtracting the open-socket leakage readings from the readings obtained with a device in the test socket.

One word of caution, many automatic testers as well as some bench-top operational amplifier testers use the servo-loop technique with a resistor in series with the device input to measure the input bias current (the voltage drop across the series resistor is measured and the bias current is calculated). This method requires that a device be inserted into the test socket to obtain a correct reading; therefore, an open-socket reading is not feasible using this method.




Figure 95. Isolation Metal Around Device Inputs (P Dual-In-Line Package)

low-level output voltage

To obtain low-supply-voltage operation, some compromise is necessary in the input stage. This compromise results in the device low-level output being dependent on both the common-mode input voltage level as well as the differential input voltage level. When attempting to correlate low-level output readings with those quoted in the electrical specifications, these two conditions should be observed. If conditions other than these are to be used, please refer to the Typical Characteristics section of this data sheet.

input offset voltage temperature coefficient

Erroneous readings often result from attempts to measure temperature coefficient of input offset voltage. This parameter is actually a calculation using input offset voltage measurements obtained at two different temperatures. When one (or both) of the temperatures is below freezing, moisture can collect on both the device and the test socket. This moisture will result in leakage and contact resistance which can cause erroneous input offset voltage readings. The isolation techniques previously mentioned have no effect on the leakage since the moisture also covers the isolation metal itself, thereby rendering it useless. It is suggested that these measurements be performed at temperatures above freezing to minimize error.

full power response

Full power response, the frequency above which the operational amplifier slew rate limits the output voltage swing, is often specified two ways: full-linear response and full-peak response. The full-linear response is



PARAMETER MEASUREMENT INFORMATION

generally measured by monitoring the distortion level of the output while increasing the frequency of a sinusoidal input signal until the maximum frequency is found above which the output contains significant distortion. The full-peak response is defined as the maximum output frequency, without regard to distortion, above which full peak-to-peak output swing cannot be maintained.

Because there is no industry-wide accepted value for significant distortion, the full-peak response is specified in this data sheet and is measured using the circuit of Figure 92. The initial setup involves the use of a sinusoidal input to determine the maximum peak-to-peak output of the device (the amplitude of the sinusoidal wave is increased until clipping occurs). The sinusoidal wave is then replaced with a square wave of the same amplitude. The frequency is then increased until the maximum peak-to-peak output can no longer be maintained (Figure 96). A square wave is used to allow a more accurate determination of the point at which the maximum peak-to-peak output is reached.



test time

Inadequate test time is a frequent problem, especially when testing CMOS devices in a high-volume, short-test-time environment. Internal capacitances are inherently higher in CMOS than in bipolar and BiFET devices, and require longer test times than their bipolar and BiFET counterparts. The problem becomes more pronounced with reduced supply levels and lower temperatures.

TYPICAL APPLICATION DATA

single-supply operation

While the TLV2341 will perform well using dual-power supplies (also called balanced or split supplies), the design is optimized for single-supply operation.

This includes an input common-mode voltage range that encompasses ground as well as an output voltage range that pulls down to ground. The supply voltage range extends down to 2 V, thus allowing operation with supply levels commonly available for TTL and HCMOS.

Many single-supply applications require that a voltage be applied to one input to establish a reference level that is above ground. This virtual ground can be generated using two large resistors, but a prefered technique is to use a virtual ground generator such as the TLE2426. The TLE2426 supplies an accurate voltage equal to $V_{DD}/2$, while consuming very little power, and is suitable for supply voltages of greater than 4 V.




Figure 97. Inverting Amplifier With Voltage Reference



TYPICAL APPLICATION DATA

The TLV2341 works well in conjunction with digital logic; however, when powering both linear devices and digital logic from the same power supply, the following precautions are recommended:

- Power the linear devices from separate bypassed supply lines (see Figure 98); otherwise, the linear device supply rails can fluctuate due to voltage drops caused by high switching currents in the digital logic.
- 2. Use proper bypass techniques to reduce the probability of noise-induced errors. Single capacitive decoupling is often adequate; however, RC decoupling may be necessary in high-frequency applications.




Figure 98. Common Versus Separate Supply Rails

input offset voltage nulling

The TLV2341 offers external input offset null control. Nulling of the input offset voltage may be achieved by adjusting a 25-k Ω potentiometer connected between the offset null terminals with the wiper connected as shown in Figure 99. The amount of nulling range varies with the bias selection. In the high-bias mode, the nulling range will allow the maximum offset voltage specified to be trimmed to zero. In low-bias and medium-bias modes, total nulling may not be possible.




Figure 99. Input Offset Voltage Null Circuit



TYPICAL APPLICATION DATA

bias selection

Bias selection is achieved by connecting the bias-select pin to one of the three voltage levels (see Figure 100). For medium-bias applications, it is recommended that the bias-select pin be connected to the midpoint between the supply rails. This is a simple procedure in split-supply applications, since this point is ground. In single-supply applications, the medium-bias mode will necessitate using a voltage divider as indicated. The use of large-value resistors in the voltage divider will reduce the current drain of the divider from the supply line. However, large-value resistors used in conjunction with a large-value capacitor will require significant time to charge up to the supply midpoint after the supply is switched on. A voltage other than the midpoint may be used if it is within the voltages specified in the following table.




Figure 100. Bias Selection for Single-Supply Applications

input characteristics

The TLV2341 is specified with a minimum and a maximum input voltage that, if exceeded at either input, could cause the device to malfunction. Exceeding this specified range is a common problem, especially in single-supply operation. Note that the lower range limit includes the negative rail, while the upper range limit is specified at $V_{DD} - 1$ V at $T_A = 25$ °C and at $V_{DD} - 1.2$ V at all other temperatures.

The use of the polysilicon-gate process and the careful input circuit design gives the TLV2341 very good input offset voltage drift characteristics relative to conventional metal-gate processes. Offset voltage drift in CMOS devices is highly influenced by threshold voltage shifts caused by polarization of the phosphorus dopant implanted in the oxide. Placing the phosphorus dopant in a conductor (such as a polysilicon gate) alleviates the polarization problem, thus reducing threshold voltage shifts by more than an order of magnitude. The offset voltage drift with time has been calculated to be typically 0.1 μ V/month, including the first month of operation.

Because of the extremely high input impedance and resulting low bias current requirements, the TLV2341 is well suited for low-level signal processing; however, leakage currents on printed circuit boards and sockets can easily exceed bias-current requirements and cause a degradation in device performance. It is good practice to include guard rings around inputs (similar to those of Figure 95 in the Parameter Measurment Information section). These guards should be driven from a low-impedance source at the same voltage level as the common-mode input (see Figure 101).

The inputs of any unused amplifiers should be tied to ground to avoid possible oscillation.



TYPICAL APPLICATION DATA




Figure 101. Guard Ring Schemes

noise performance

The noise specifications in operational amplifier circuits are greatly dependent on the current in the first-stage differential amplifier. The low input bias current requirements of the TLV2341 results in a very low noise current, which is insignificant in most applications. This feature makes the devices especially favorable over bipolar devices when using values of circuit impedance greater than 50 k Ω , since bipolar devices exhibit greater noise currents.

feedback

Operational amplifier circuits nearly always employ feedback, and since feedback is the first prerequisite for oscillation, a little caution is appropriate. Most oscillation problems result from driving capacitive loads and ignoring stray input capacitance. A small-value capacitor connected in parallel with the feedback resistor is an effective remedy (see Figure 102). The value of this capacitor is optimized empirically.

Figure 102. Compensation for Input Capacitance

electrostatic discharge protection

The TLV2341 incorporates an internal electrostatic discharge (ESD) protection circuit that will prevent

functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2. Care should be exercised, however, when handling these devices as exposure to ESD may result in the degradation of the device parametric performance. The protection circuit also causes the input bias currents to be temperature dependent and have the characteristics of a reverse-biased diode.

latch-up

Because CMOS devices are susceptible to latch-up due to their inherent parasitic thyristors, the TLV2341 inputs and output are designed to withstand –100-mA surge currents without sustaining latch-up; however, techniques should be used to reduce the chance of latch-up whenever possible. Internal protection diodes



TYPICAL APPLICATION DATA

should not by design be forward biased. Applied input and output voltage should not exceed the supply voltage by more than 300 mV. Care should be exercised when using capacitive coupling on pulse generators. Supply transients should be shunted by the use of decoupling capacitors (0.1 μ F typical) located across the supply rails as close to the device as possible.

The current path established if latch-up occurs is usually between the positive supply rail and ground and can be triggered by surges on the supply lines and/or voltages on either the output or inputs that exceed the supply voltage. Once latch-up occurs, the current flow is limited only by the impedance of the power supply and the forward resistance of the parasitic thyristor and usually results in the destruction of the device. The chance of latch-up occuring increases with increasing temperature and supply voltages.

output characteristics

The output stage of the TLV2341 is designed to sink and source relatively high amounts of current (see Typical Characteristics). If the output is subjected to a short-circuit condition, this high-current capability can cause device damage under certain conditions. Output current capability increases with supply voltage.

Although the TLV 2341 possesses excellent highlevel output voltage and current capability, methods are available for boosting this capability, if needed. The simplest method involves the use of a pullup resistor (Rp) connected from the output to the positive supply rail (see Figure 103). There are two disadvantages to the use of this circuit. First, the NMOS pulldown transistor, N4 (see equivalent schematic) must sink a comparatively large amount of current. In this circuit, N4 behaves like a linear resistor with an on-resistance between approximately 60 Ω and 180 Ω , depending on how hard the operational amplifier input is driven. With very low values of RP, a voltage offset from 0 V at the output will occur. Secondly, pullup resistor RP acts as a drain load to N4 and the gain of the operational amplifier is reduced at output voltage levels where N5 is not supplying the output current.

All operating characteristics of the TLV2341 are measured using a 20-pF load. The devices will drive higher capacitive loads; however, as output load capacitance increases, the resulting response pole occurs at lower frequencies, thereby causing ringing, peaking, or even oscillation (see Figures 105, 106, and 107). In many cases, adding some compensation in the form of a series resistor in the feedback loop will alleviate the problem.




Figure 103. Resistive Pullup to Increase VOH




Figure 104. Test Circuit for OutputCharacteristics



TYPICAL APPLICATION DATA




Figure 105. Effect of Capacitive Loads in High-Bias Mode




Figure 106. Effect of Capacitive Loads in Medium-Bias Mode




Figure 107. Effect of Capacitive Loads in Low-Bias Mode




EQUIVALENT INPUT NOISE VOLTAGE


SLOS114-D4037, MAY 1992

- Wide Range of Supply Voltages Over Specified Temperature Range: - 40°C to 85°C . . . 2 V to 8 V
- Fully Characterized at 3 V and 5 V
- Single-Supply Operation
- Common-Mode Input-Voltage Range Extends Below the Negative Rail and up to V_{DD} = 1 V at 25°C
- Output Voltage Range Includes Negative Rail
- High Input Impedance . . . $10^{12} \Omega$ Typical
- ESD-Protection Circuitry
- Designed-In Latchup Immunity

description

The TLV2342 dual operational amplifier is one of a family of devices that has been specifically designed for use in low-voltage, single-supply applications. Unlike other products in this family designed primarily to meet aggressive power consumption specifications, the TLV2342 was developed to offer ac performance approaching that of a BiFET operational amplifier while operating from a single-supply rail. At 3 V, the TLV2342 has a typical slew rate of 2.1 V/µs and 790 kHz unity-gain bandwidth.





Each amplifier is fully functional down to a minimum supply voltage of 2 V, and is fully characterized, tested, and specified at both 3-V and 5-V power supplies over a temperature range of – 40°C to 85°C. The common-mode input voltage range includes the negative rail and extends to within 1 V of the positive rail.

Low-voltage and low-power operation has been made possible by using Texas Instruments silicon gate LinCMOS™ technology. The LinCMOS process also features extremely-high input impedance and ultra-low input bias currents. These parameters combined with good ac performance make the TLV2342 effectual in applications such as high-frequency filters and wide-bandwidth sensors.

To facilitate the design of small portable equipment, the TLV2342 is made availabe in a wide range of package options, including the small-outline and thin-scaled-small-outline packages (TSSOP). The TSSOP package has significantly reduced dimensions compared to a standard surface-mount package. Its maximum height of only 1.1 mm makes it particularly attractive when space is critical.

AVAILABLE OPTIONS

| | V | | PACKAGE | | CHIP |
|----------------|-----------------------------------|-------------------------|-----------------------|---------------|-------------|
| TA | V _{IO} max AT 25°C | SMALL OUTLINE (D) | PLASTIC DIP (P) | TSSOP (PW) | FORM (Y) |
| - 40°C to 85°C | 9 mV | TLV2342ID | TLV2342IP | TLV2342IPW | TLV2342Y |

The D package is available taped and reeled. Add R suffix to the device type (e.g., TLV2342IDR). The PW package is only available left-end taped and reeled (e.g., TLV2342IPWLE).

LinCMOS™ is a trademark of Texas Instruments Incorporated.



TLV2342I, TLV2342Y LinCMOS™ LOW-VOLTAGE HIGH-SPEED DUAL OPERATIONAL AMPLIFIERS


SLOS114-D4037, MAY 1992

description (continued)

The device inputs and outputs are designed to withstand −100-mA currents without sustaining latch-up. The TLV2342 incorporates internal ESD-protection circuits that will prevent functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2; however, care should be exercised in handling these devices as exposure to ESD may result in degradation of the device parametric performance.

TLV2342Y chip information

These chips, properly assembled, display characteristics similar to the TLV2342I (see electrical tables). Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.






equivalent schematic (each amplifier)

| COMPONENT | COUNTT | |
|-------------|--------|--|
| Transistors | 54 | |
| Diodes | 4 | |
| Resistors | 14 | |
| Capacitors | 2 | |

†Includes both amplifiers and all ESD, bias, and trim circuitry



absolute maximum ratings over operating free-air temperature (unless otherwise noted)‡

| Supply voltage, V _{DD} (see Note 1) | |
|--|-------|
| Differential input voltage (see Note 2)± V | 'DD |
| Input voltage range, V _I (any input) | DD. |
| Input current, I ₁ | mÃ |
| Output current, I_{O} \pm 30 | mΑ |
| Output current, I_O \pm 30 Duration of short-circuit current at (or below) T_A = 25°C (see Note 3) | iited |
| Continuous total dissipation | |
| Operating free-air temperature range, T _A | 5°C |
| Storage temperature range – 65°C to 15 | 0°C |
| Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, P, or PW package | 0°C |

[‡]Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "reccommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.
 - 2. Differential voltages are at the noninverting input with respect to the inverting input.
 - 3. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded (see application section).



TLV2342I, TLV2342Y LinCMOS™ LOW-VOLTAGE HIGH-SPEED DUAL OPERATIONAL AMPLIFIERS

SLOS114-D4037, MAY 1992

DISSIPATION RATING TABLE

| PACKAGE | T _A ≤ 25°C POWER RATING | DERATING FACTOR ABOVE TA = 25°C | T _A = 85°C POWER RATING |
|---------|---------------------------------------|------------------------------------|---------------------------------------|
| D | 725 mW | 5.8 mW/°C | 377 mW |
| P | 1000 mW | 8.0 mW/°C | 520 mW |
| PW | 525 mW | 4.2 mW/°C | 273 mW |

recommended operating conditions

| | | MIN | MAX | UNIT |
|--|------------------------|-------|-----|------|
| Supply voltage, V _{DD} | | 2 | 8 | ٧ |
| Common-mode input voltage, V _{IC} | V _{DD} = 3 V | - 0.2 | 1.8 | V |
| | $V_{DD} = 5 \text{ V}$ | - 0.2 | 3.8 | |
| Operating free-air temperature, TA | | - 40 | 85 | °C |



TLV2342I LinCMOS™ LOW VOLTAGE HIGH SPEED DUAL OPERATIONAL AMPLIFIER

SLOS114-D4037, MAY 1992

electrical characteristics at specified free-air temperature (unless otherwise noted)

| 11% | PARAMETER | TEST CONDITIONS | T _A † | V | DD = 3 | V | V | DD = 5 | ٧ | UNIT |
|------------------|--|---|--------------------|--------------------|--------------------|------------|--------------------|--------------------|------------|-------|
| | PARAMETER | TEST CONDITIONS | 'A' | MIN | TYP | MAX | MIN | TYP | MAX | UNIT |
| | | $V_{O} = 1 V,$ $V_{IC} = 1 V,$ | 25°C | | 0.6 | 9 | | 1.1 | 9 | mV |
| V _{IO} | Input offset voltage | $R_S = 50 \Omega$, $R_L = 10 \text{ k}\Omega$ | Full range | | | 11 | | | 11 | mv |
| ανιο | Average temperature coefficient of input offset voltage | | 25°C to 85°C | | 2.7 | | | 2.7 | | μV/°C |
| 10 | Input offset current (see Note 4) | V _O = 1 V, V _{IC} = 1 V | 25°C 85°C | | 0.1 22 | 1000 | | 0.1 24 | 1000 | pА |
| IB | Input bias current (see Note 4) | V _O = 1 V, V _{IC} = 1 V | 25°C 85°C | | 0.6 175 | 2000 | | 0.6 200 | 2000 | рA |
| | Common-mode input | 10 | 25°C | - 0.2 to | - 0.3 to 2.3 | | - 0.2 to 4 | - 0.3 to 4.2 | | V |
| VICR | voltage range (see Note 5) | | Full range | - 0.2 to 1.8 | | | - 0.2 to 3.8 | | | V |
| V _{ОН} | High-level output voltage | $V_{IC} = 1 \text{ V},$ $V_{ID} = 100 \text{ mV},$ $I_{OL} = -1 \text{ mA}$ | 25°C Full range | 1.75 | 1.9 | | 3.2 | 3.7 | | V |
| V _{OL} | Low-level output voltage | $V_{IC} = 1 V$ $V_{ID} = -100 \text{ mV}$, $I_{OL} = 1 \text{ mA}$ | 25°C Full range | | 120 | 150 190 | | 90 | 150 190 | mV |
| A _{VD} | Large-signal differential | $V_{IC} = 1 \text{ V},$ $R_{I} = 10 \text{ k}\Omega,$ | 25°C | 3 | 11 | | 5 | 23 | | V/mV |
| 7.00 | voltage amplification | See Note 6 | Full range | 2 | | : . | 3.5 | | | |
| CMRR | Common-mode rejection ratio | $V_O = 1 V$, $V_{IC} = V_{ICR}$ min, | 25°C | 65 | 78 | | 65 | 80 | | dB |
| | | $R_S = 50 \Omega$ $V_{DD} = 3 V \text{ to 5 V},$ | Full range | 70 | 95 | | 60 | | | |
| k _{SVR} | Supply-voltage rejection ratio (ΔV_{DD} / ΔV_{IO}) | $V_{IC} = 1 \text{ V}, V_{O} = 1 \text{ V},$ $R_{S} = 50 \Omega$ | 25°C Full range | 65 | 95 | | 70 65 | 95 | | dB |
| IDD | Supply current | V _O = 1 V V _{IC} = 1 V, | 25°C | | 0.65 | 3 | | 1.4 | 3.2 | mA |
| UU | 11. | No load | Full range | | | 4 | | | 4.4 | |

†Full range is - 40°C to 85°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually.

6. At $V_{DD} = 5 \text{ V}$, $V_{O} = 0.25 \text{ V}$ to 2 V; at $V_{DD} = 3 \text{ V}$, $V_{O} = 0.5 \text{ V}$ to 1.5 V.



TLV2342I LinCMOS™ LOW-VOLTAGE HIGH-SPEED DUAL OPERATIONAL AMPLIFIER

SLOS114-D4037, MAY 1992

operating characteristics at specified free-air temperature, $V_{\mbox{DD}}$ = 3 V

| | PARAMETER | TEST COND | ITIONS | TA | MIN TY | P MAX | UNIT |
|----------------|--|--|---|-------|--------|-------|---------------------------------------|
| SR | Slew rate at unity gain | $V_{IC} = 1 \text{ V},$ $R_L = 10 \text{ k}\Omega,$ $V_{IPP} = 1 \text{ V}$ | | 25°C | 2 | 2.1 | \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |
| SH | | C _L = 20 pF, See Figure 30 | Albb = 1.4 | 85°C | 1 | .7 | V/µs |
| V _n | Equivalent input noise voltage | $f = 1 \text{ kHz}, R_S = 100 \Omega,$ See Figure 31 | | 25°C | | 25 | nV/√Hz |
| | V _O = V _{OH} , C _I | | / _{OH} , C _l = 20 pF, | | 1 | 70 | |
| ВОМ | Maximum output swing bandwidth | R_L = 10 kΩ, See Figure 30 | | 85°C | 1. | 45 | kHz |
| | The Second Second State Second | V_i = 10 mV, C_L = 20 pF, R_L = 10 k Ω , See Figure 32 | | 25°C | 7 | 90 | |
| B ₁ | Unity-gain bandwidth | | | 85°C | 6 | 90 | kHz |
| | Phase margin | V_i = 10 mV, f = B ₁ , C_L = 20 pF, R_L = 10 k Ω See Figure 32 | | -40°C | 5 | 3° | |
| φ _m | | | | 25°C | 4 | 9° | |
| | | | | 85°C | 4 | 7° | 1 |

operating characteristics at specified free-air temperature, $V_{\mbox{DD}}$ = 5 V

| PARAMETER | | TEST CONDITIONS | | TA | MIN TYP | MAX | UNIT |
|----------------|--------------------------------|--|---------------------------------------|-------|---------|-----|--------|
| 0.0 | Olava and and a single | | \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | 25°C. | 3.6 | | - |
| | | $V_{IC} = 1 V,$ $R_{L} = 10 k\Omega,$ $C_{L} = 20 pF,$ | V _{IPP} = 1 V | 85°C | 2.8 | | |
| SR | Slew rate at unity gain | | | 25°C | 2.9 | | V/μs |
| | | See Figure 30 | V _{IPP} = 2.5 V | 85°C | 2.3 | | |
| Vn | Equivalent input noise voltage | $f = 1 \text{ kHz}, R_S = 100 \Omega,$ See Figure 31 | | 25°C | 25 | | nV/√Hz |
| D | Maximum output swing bandwidth | V _O = V _{OH} , C _I = 20 pF, | | 25°C | 320 | | l |
| ВОМ | Maximum output swing bandwidth | $R_L = 10 \text{ k}\Omega$, See Fig | gure 92 | 85°C | 250 | | kHz |
| В1 | Unity-gain bandwidth | V_i = 10 mV, C_L = 20 pF, R_L = 10 k Ω , See Figure 32 | | 25°C | 1.7 | | |
| | | | | 85°C | 1.2 | | MHz |
| φ _m | Phase margin | $V_i = 10 \text{ mV}, f = B_1,$ $C_L = 20 \text{ pF}, R_L = 10 \text{ k}\Omega,$ | | -40°C | 49° | | |
| | | | | 25°C | 46° | | |
| | | See Figure 32 | | 85°C | 43° | | |



TLV2342Y LinCMOS™ LOW-VOLTAGE HIGH-SPEED DUAL OPERATIONAL AMPLIFIERS

SLOS114-D4037, MAY 1992

electrical characteristics at specified free-air temperature, $T_A = 25$ °C (unless otherwise noted)

| | DADAMETED | TEST CONDITIONS | V _{DD} = 3 V | | | V _{DD} = 5 V | | | UNIT |
|------------------|--|--|-----------------------|--------------------|-----|-----------------------|--------------------|-----|-------|
| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | MIN | TYP | MAX | CIVIT |
| v _{IO} | Input offset voltage | $V_O = 1 \text{ V}, V_{ C} = 1 \text{ V},$ $R_S = 50 \Omega, R_L = 10 \text{ k}\Omega$ | | 0.6 | 9 | | 1.1 | 9 | mV |
| 10 | Input offset current (see Note 4) | V _O = 1 V, V _{IC} = 1 V | | 0.1 | | | 0.1 | | pΑ |
| IB | Input bias current (see Note 4) | V _O = 1 V, V _{IC} = 1 V | | 0.6 | | | 0.6 | | pΑ |
| V _{ICR} | Common-mode input voltage range (see Note 5) | | - 0.2 to | - 0.3 to 2.3 | | - 0.2 to 4 | - 0.3 to 4.2 | | v |
| V _{OH} | High-level output voltage | $V_{IC} = 1 \text{ V}, V_{ID} = 100 \text{ mV},$ $I_{OL} = -1 \text{ mA}$ | 1.75 | 1.9 | | 3.2 | 3.7 | | ٧ |
| VOL | Low-level output voltage | V _{IC} = 1 V, V _{ID} = -100 mV, I _{OL} = 1 mA | | 120 | 150 | | 90 | 150 | mV |
| A _{VD} | Large-signal differential voltage amplification | $V_{ C}$ = 1 V, R_L = 10 k Ω , See Note 6 | 3 | 11 | | 5 | 23 | | V/mV |
| CMRR | Common-mode rejection ratio | $V_O = 1 \text{ V, } V_{IC} = V_{ICR} \text{min,}$ $R_S = 50 \Omega$ | 65 | 78 | | 65 | 80 | | dB |
| ksvr | Supply-voltage rejection ratio $(\Delta V_{DD} / \Delta V_{IO})$ | $V_{DD} = 3 \text{ V to 5 V, } V_{IC} = 1 \text{ V,}$ $V_{O} = 1 \text{ V, } R_{S} = 50 \Omega$ | 70 | 95 | | 70 | 95 | | dB |
| IDD | Supply current | V _O = 1 V, V _{IC} = 1 V, No load | | 0.65 | 3 | | 1.4 | 3.2 | mA |

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually.

6. At $V_{DD} = 5 \text{ V}$, $V_{O} = 0.25 \text{ V}$ to 2 V; at $V_{DD} = 3 \text{ V}$, $V_{O} = 0.5 \text{ V}$ to 1.5 V.



TLV23421 LinCMOS™ LOW-VOLTAGE HIGH-SPEED DUAL OPERATIONAL AMPLIFIERS


SLOS114-D4037, MAY 1992

TYPICAL CHARACTERISTICS

| | | | FIGURE |
|----------------------------------|--|-------------------------------|--------|
| V _{IO} | Input offset voltage | Distribution | 1, 2 |
| αVIO | Input offset voltage temperature coefficient | Distribution | 3, 4 |
| VOH | | vs Output current | 5 |
| | High-level output voltage | vs Supply voltage | 6 |
| | | vs Temperature | 7 |
| V _{OL} | | vs Common-mode input voltage | 8 |
| | Low-level output voltage | vs Temperature | 9, 11 |
| | | vs Differential input voltage | 10 |
| | | vs Low-level output current | 12 |
| A _{VD} | Differential values and life ships | vs Supply voltage | 13 |
| | Differential voltage amplification | vs Temperature | 14 |
| I _{IB} /I _{IO} | Input bias and offset current | vs Temperature | 15 |
| V _{IC} | Common-mode input voltage | vs Supply voltage | 16 |
| I _{DD} | Curalization | vs Supply voltage | 17 |
| | Supply current | vs Temperature | 18 |
| SR | Slew rate | vs Supply voltage | 19 |
| | Siew rate | vs Temperature | 20 |
| V _(OPP) | Maximum peak-to-peak output voltage | vs Frequency | 21 |
| B ₁ | Gain-bandwidth product | vs Temperature | 22 |
| | Gain-bandwidth product | vs Supply voltage | 23 |
| A _{VD} | Differential voltage amplification and phase shift | vs Frequency | 24, 25 |
| φ _m | | vs Supply voltage | 26 |
| | Phase margin | vs Temperature | 27 |
| | | vs Load capacitance | 28 |
| v _n | Equivalent input noise voltage | vs Frequency | 29 |



TYPICAL CHARACTERISTICS



DISTRIBUTION OF TLV2342




Figure 3

DISTRIBUTION OF TLV2342 INPUT OFFSET VOLTAGE




Figure 2

DISTRIBUTION OF TLV2342 INPUT OFFSET VOLTAGE TEMPERATURE COEFFICIENT





Figure 4

TYPICAL CHARACTERISTICS








Figure 7




Figure 6

LOW-LEVEL OUTPUT VOLTAGE vs COMMON-MODE INPUT VOLTAGE 700 $V_{DD} = 5 V$ 650 TA = 25°C 600 550





Figure 8

TYPICAL CHARACTERISTICS



LOW-LEVEL OUTPUT VOLTAGE vs




Figure 11




Figure 10

LOW-LEVEL OUTPUT VOLTAGE vs LOW-LEVEL OUTPUT CURRENT






Figure 12

TYPICAL CHARACTERISTICS







LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION vs




Figure 14

COMMON-MODE INPUT VOLTAGE POSITIVE LIMIT

SUPPLY VOLTAGE






Figure 16

NOTE 4: The typical values of input bias current and input offset current below 5 pA were determined mathematically.



TYPICAL CHARACTERISTICS






V_{DD} - Supply Voltage - V


Figure 19

0 0 **SLEW RATE**



8

TYPICAL CHARACTERISTICS






Figure 21

Figure 22

UNITY-GAIN BANDWIDTH vs




Figure 23

TYPICAL CHARACTERISTICS

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT




Figure 24

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT







Figure 25




TYPICAL CHARACTERISTICS









PARAMETER MEASUREMENT INFORMATION

single-supply versus split-supply test circuits

Because the TLV2342 is optimized for single-supply operation, circuit configurations used for the various tests often present some inconvenience since the input signal, in many cases, must be offset from ground. This inconvenience can be avoided by testing the device with split supplies and the output load tied to the negative rail. A comparison of single-supply versus split-supply test circuits is shown below. The use of either circuit will give the same result.




Figure 30. Unity-Gain Amplifier




Figure 31. Noise Test Circuit




Figure 32. Gain-of-100 Inverting Amplifier



PARAMETER MEASUREMENT INFORMATION

input bias current

Because of the high input impedance of the TLV2342 operational amplifier, attempts to measure the input bias current can result in erroneous readings. The bias current at normal ambient temperature is typically less than 1 pA, a value that is easily exceeded by leakages on the test socket. Two suggestions are offered to avoid erroneous measurements:

- 1. Isolate the device from other potential leakage sources. Use a grounded shield around and between the device inputs (see Figure 33). Leakages that would otherwise flow to the inputs will be shunted away.
- Compensate for the leakage of the test socket by actually performing an input bias current test (using a picoammeter) with no device in the test socket. The actual input bias current can then be calculated by subtracting the open-socket leakage readings from the readings obtained with a device in the test socket.

One word of caution, many automatic testers as well as some bench-top operational amplifier testers use the servo-loop technique with a resistor in series with the device input to measure the input bias current (the voltage drop across the series resistor is measured and the bias current is calculated). This method requires that a device be inserted into the test socket to obtain a correct reading; therefore, an open-socket reading is not feasible using this method.




Figure 33. Isolation Metal Around Device Inputs (P Dual-In-Line Package)

low-level output voltage

To obtain low-supply-voltage operation, some compromise is necessary in the input stage. This compromise results in the device low-level output being dependent on both the common-mode input voltage level as well as the differential input voltage level. When attempting to correlate low-level output readings with those quoted in the electrical specifications, these two conditions should be observed. If conditions other than these are to be used, please refer to the Typical Characteristics section of this data sheet.

input offset voltage temperature coefficient

Erroneous readings often result from attempts to measure temperature coefficient of input offset voltage. This parameter is actually a calculation using input offset voltage measurements obtained at two different temperatures. When one (or both) of the temperatures is below freezing, moisture can collect on both the device and the test socket. This moisture will result in leakage and contact resistance which can cause erroneous input offset voltage readings. The isolation techniques previously mentioned have no effect on the leakage since the moisture also covers the isolation metal itself, thereby rendering it useless. It is suggested that these measurements be performed at temperatures above freezing to minimize error.

full power response

Full power response, the frequency above which the operational amplifier slew rate limits the output voltage swing, is often specified two ways: full-linear response and full-peak response. The full-linear response is



PARAMETER MEASUREMENT INFORMATION

generally measured by monitoring the distortion level of the output while increasing the frequency of a sinusoidal input signal until the maximum frequency is found above which the output contains significant distortion. The full-peak response is defined as the maximum output frequency, without regard to distortion, above which full peak-to-peak output swing cannot be maintained.

Because there is no industry-wide accepted value for significant distortion, the full-peak response is specified in this data sheet and is measured using the circuit of Figure 30. The initial setup involves the use of a sinusoidal input to determine the maximum peak-to-peak output of the device (the amplitude of the sinusoidal wave is increased until clipping occurs). The sinusoidal wave is then replaced with a square wave of the same amplitude. The frequency is then increased until the maximum peak-to-peak output can no longer be maintained (Figure 34). A square wave is used to allow a more accurate determination of the point at which the maximum peak-to-peak output is reached.




Figure 34. Full-Power-Response Output Signal

test time

Inadequate test time is a frequent problem, especially when testing CMOS devices in a high-volume, short-test-time environment. Internal capacitances are inherently higher in CMOS than in bipolar and BiFET devices, and require longer test times than their bipolar and BiFET counterparts. The problem becomes more pronounced with reduced supply levels and lower temperatures.

TYPICAL APPLICATION DATA

single-supply operation

While the TLV2342 will perform well using dual-power supplies (also called balanced or split supplies), the design is optimized for single-supply operation.

This includes an input common-mode voltage range that encompasses ground as well as an output voltage range that pulls down to ground. The supply voltage range extends down to 2 V, thus allowing operation with supply levels commonly available for TTL and HCMOS.

Many single-supply applications require that a voltage be applied to one input to establish a reference level that is above ground. This virtual ground can be generated using two large resistors, but a prefered technique is to use a virtual ground generator such as the TLE2426. The TLE2426 supplies an accurate voltage equal to $V_{DD}/2$, while consuming very little power, and is suitable for supply voltages of greater than 4 V.




Figure 35. Inverting Amplifier With Voltage Reference



TYPICAL APPLICATION DATA

The TLV2342 works well in conjunction with digital logic; however, when powering both linear devices and digital logic from the same power supply, the following precautions are recommended:

- Power the linear devices from separate bypassed supply lines (see Figure 36); otherwise, the linear device supply rails can fluctuate due to voltage drops caused by high switching currents in the digital logic.
- 2. Use proper bypass techniques to reduce the probability of noise-induced errors. Single capacitive decoupling is often adequate; however, RC decoupling may be necessary in high-frequency applications.




Figure 36. Common Versus Separate Supply Rails

input characteristics

The TLV2342 is specified with a minimum and a maximum input voltage that, if exceeded at either input, could cause the device to malfunction. Exceeding this specified range is a common problem, especially in single-supply operation. Note that the lower range limit includes the negative rail, while the upper range limit is specified at $V_{DD} - 1$ V at $T_A = 25$ °C and at $V_{DD} - 1.2$ V at all other temperatures.

The use of the polysilicon-gate process and the careful input circuit design gives the TLV2342 very good input offset voltage drift characteristics relative to conventional metal-gate processes. Offset voltage drift in CMOS devices is highly influenced by threshold voltage shifts caused by polarization of the phosphorus dopant implanted in the oxide. Placing the phosphorus dopant in a conductor (such as a polysilicon gate) alleviates the polarization problem, thus reducing threshold voltage shifts by more than an order of magnitude. The offset voltage drift with time has been calculated to be typically 0.1 µV/month, including the first month of operation.

Because of the extremely high input impedance and resulting low-bias current requirements, the TLV2342 is well suited for low-level signal processing; however, leakage currents on printed circuit boards and sockets can easily exceed bias-current requirements and cause a degradation in device performance. It is good practice to include guard rings around inputs (similar to those of Figure 33 in the Parameter Measurment Information section). These guards should be driven from a low-impedance source at the same voltage level as the common-mode input (see Figure 37).

The inputs of any unused amplifiers should be tied to ground to avoid possible oscillation.



TYPICAL APPLICATION DATA




Figure 37. Guard Ring Schemes

noise performance

The noise specifications in operational amplifier circuits are greatly dependent on the current in the first-stage differential amplifier. The low-input bias current requirements of the TLV2342 results in a very low noise current, which is insignificant in most applications. This feature makes the devices especially favorable over bipolar devices when using values of circuit impedance greater than 50 k Ω , since bipolar devices exhibit greater noise currents.

feedback

Operational amplifier circuits nearly always employ feedback, and since feedback is the first prerequisite for oscillation, a little caution is appropriate. Most oscillation problems result from driving capacitive loads and ignoring stray input capacitance. A small-value capacitor connected in parallel with the feedback resistor is an effective remedy (see Figure 38). The value of this capacitor is optimized empirically.

electrostatic discharge protection

The TLV2342 incorporates an internal electrostatic discharge (ESD) protection circuit that will prevent




Figure 38. Compensation for Input Capacitance

functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2. Care should be exercised, however, when handling these devices as exposure to ESD may result in the degradation of the device parametric performance. The protection circuit also causes the input bias currents to be temperature dependent and have the characteristics of a reverse-biased diode.

latch-up

Because CMOS devices are susceptible to latch-up due to their inherent parasitic thyristors, the TLV2342 inputs and output are designed to withstand -100-mA surge currents without sustaining latch-up; however, techniques should be used to reduce the chance of latch-up whenever possible. Internal protection diodes



TYPICAL APPLICATION DATA

should not by design be forward biased. Applied input and output voltage should not exceed the supply voltage by more than 300 mV. Care should be exercised when using capacitive coupling on pulse generators. Supply transients should be shunted by the use of decoupling capacitors (0.1 μ F typical) located across the supply rails as close to the device as possible.

The current path established if latch-up occurs is usually between the positive supply rail and ground and can be triggered by surges on the supply lines and/or voltages on either the output or inputs that exceed the supply voltage. Once latch-up occurs, the current flow is limited only by the impedance of the power supply and the forward resistance of the parasitic thyristor and usually results in the destruction of the device. The chance of latch-up occuring increases with increasing temperature and supply voltages.

output characteristics

The output stage of the TLV2342 is designed to sink and source relatively high amounts of current (see Typical Characteristics). If the output is subjected to a short-circuit condition, this high-current capability can cause device damage under certain conditions. Output current capability increases with supply voltage.

Although the TLV 2342 possesses excellent highlevel output voltage and current capability, methods are available for boosting this capability, if needed. The simplest method involves the use of a pullup resistor (Rp) connected from the output to the positive supply rail (see Figure 39). There are two disadvantages to the use of this circuit. First, the NMOS pulldown transistor, N4 (see equivalent schematic) must sink a comparatively large amount of current. In this circuit, N4 behaves like a linear resistor with an on-resistance between approximately 60 Ω and 180 Ω , depending on how hard the operational amplifier input is driven. With very low values of Rp, a voltage offset from 0 V at the output will occur. Secondly, pullup resistor Rp acts as a drain load to N4 and the gain of the operational amplifier is reduced at output voltage levels where N5 is not supplying the output current.

All operating characteristics of the TLV2342 are measured using a 20-pF load. The devices will drive higher capacitive loads; however, as output load capacitance increases, the resulting response pole occurs at lower frequencies, thereby causing ringing, peaking, or even oscillation (see Figures 41, 42, and 43). In many cases, adding some compensation in the form of a series resistor in the feedback loop will alleviate the problem.




Figure 39. Resistive Pullup to Increase VOH







Figure 40. Test Circuit for Output Characteristics

TYPICAL APPLICATION DATA









(a) $C_L = 20 \text{ pF}$, $R_L = \text{NO LOAD}$


(b) $C_L = 130 pF$, $R_L = NO LOAD$

(c) $C_L = 150 \text{ pF}$, $R_L = NO \text{ LOAD}$

Figure 41. Effect of Capacitive Loads in High-Bias Mode









(a) $C_L = 20 pF$, $R_L = NO LOAD$


(b) $C_L = 170 \text{ pF}$, $R_L = NO \text{ LOAD}$

(c) $C_L = 190 pF$, $R_L = NO LOAD$

Figure 42. Effect of Capacitive Loads in Medium-Bias Mode







(a) $C_L = 20 \text{ pF}$, $R_L = NO LOAD$

(b) $C_L = 260 pF$, $R_L = NO LOAD$

Um

(c) $C_L = 310 \text{ pF}$, $R_L = NO \text{ LOAD}$

Figure 43. Effect of Capacitive Loads in Low-Bias Mode




- Wide Range of Supply Voltages Over Specified Temperature Range: - 40°C to 85°C . . . 2 V to 8 V
- Fully Characterized at 3 V and 5 V
- Single-Supply Operation
- Common-Mode Input-Voltage Range Extends Below the Negative Rail and up to VDD - 1 V at 25°C
- **Output Voltage Range Includes Negative** Rail
- High Input Impedance . . . $10^{12} \Omega$ Typical
- **ESD-Protection Circuitry**
- Designed-In Latch-Up Immunity

description


The TLV2344 quad operational amplifier is one of a family of devices that has been specifically designed for use in low-voltage, single-supply applications. Unlike other products in this family designed primarily to meet aggressive power consumption specifications, the TLV2344 is designed to offer ac performance approaching that of a BiFET operational amplifier while operating from a single-supply rail. At 3 V, the TLV2344 has a typical slew rate of 2.1 V/µs and 790-kHz unitygain bandwidth.

Each amplifier is fully functional down to a minimum supply voltage of 2 V, is fully characterized, tested, and specified at both 3-V and 5-V power supplies over a temperature range of -40°C to 85°C. The common-mode input voltage range includes the negative rail and extends to within 1 V of the positive rail.


EQUIVALENT INPUT NOISE VOLTAGE VS



D OR N PACKAGE (TOP VIEW)



PW PACKAGE (TOP VIEW)



AVAILABLE OPTIONS

| | V may | | PACKAGE | | CHIP |
|----------------|-----------------------------------|--------------------------------------|-----------------------|----------------|-------------|
| TA | V _{IO} max AT 25°C | SMALL OUTLINE (D) [†] | PLASTIC DIP (N) | TSSOP (PW)‡ | FORM (Y) |
| - 40°C to 85°C | 10 mV | TLV2344ID | TLV2344IN | TLV2344IPW | TLV2344Y |

 \dagger Available in tape-and-reel. Add "R" suffix to the device type when ordering (e.g., TLV2344IDR). [‡]The PW packages are only available left-end taped and reeled (e.g., TLV2344IPWLE).

LinCMOS™ is a trademark of Texas Instruments Incorporated.



description (continued)


Low-voltage and low-power operation has been made possible by using Texas Instruments silicon gate LinCMOS™ technology. The LinCMOS process also features extremely high input impedance and ultra-low input bias currents. These parameters combined with good ac performance make the TLV2344 effectual in applications such as high-frequency filters and wide-bandwidth sensors.

To facilitate the design of small portable equipment, the TLV2344 is made available in a wide range of package options, including the small-outline and thin-scaled-small-outline packages (TSSOP). The TSSOP package has significantly reduced dimensions compared to a standard surface-mount package. Its maximum height of only 1.1 mm makes it particularly attractive when space is critical.

The device inputs and outputs are designed to withstand –100-mA currents without sustaining latch-up. The TLV2344 incorporates internal ESD-protection circuits that will prevent functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2; however, care should be exercised in handling these devices as exposure to ESD may result in degradation of the device parametric performance.

TLV2344Y chip information

These chips, properly assembled, display characteristics similar to the TLV2344I (see electrical tables). Thermal compression or ultrasonic bonding may be used on the doped aluminumbonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.






equivalent schematic (each amplifier)

| COMPONENT | COUNT | • |
|-------------|-------|-----|
| Transistors | | 8 |
| Diodes | | 28 |
| Resistors | | 4 |
| Capacitors | | 108 |

[†]Includes both amplifiers and all ESD, bias, and trim circuitry



absolute maximum ratings over operating free-air temperature (unless otherwise noted)

| Supply voltage, V _{DD} (see Note 1) | |
|---|--------------------------------|
| Differential input voltage (see Note 2) | ± V _{DD} |
| Input voltage range, V _I (any input) | – 0.3 V to V _{DD} |
| Input current, I | ± 5 mA |
| Output current, I _O Duration of short-circuit current at (or below) T _A = 25°C (see Note 3) | ± 30 mA |
| Duration of short-circuit current at (or below) T _A = 25°C (see Note 3) | |
| Continuous total dissipation | . See Dissipation Rating Table |
| Operating free-air temperature range, T _A | − 40°C to 85°C |
| Storage temperature range | |
| Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, P, or PW p | package 260°C |

[‡]Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "reccommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.
 - 2. Differential voltages are at the noninverting input with respect to the inverting input.
 - 3. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded (see application section).



TLV2344I, TLV2344Y LinCMOS™ LOW-VOLTAGE HIGH-SPEED QUAD OPERATIONAL AMPLIFIERS

SLOS115-D4038, MAY 1992

DISSIPATION RATING TABLE

| PACKAGE | T _A ≤ 25°C POWER RATING | DERATING FACTOR ABOVE T _A = 25°C | T _A = 85°C POWER RATING |
|---------|---------------------------------------|--|---------------------------------------|
| D | 950 mW | 7.6 mW/°C | 494 mW |
| N | 1575 mW | 5.6 mW/°C | 364 mW |
| PW | 700 mW | 12.6 mW/°C | 819 mW |

recommended operating conditions

| | A STATE OF THE STA | MIN | MAX | UNIT |
|--|--|-------|-----|------|
| Supply voltage, V _{DD} | | 2 | 8 | ٧ |
| Common-mode input voltage, V _{IC} | V _{DD} = 3 V | - 0.2 | 1.8 | |
| | V _{DD} = 5 V | - 0.2 | 3.8 | V |
| Operating free-air temperature, TA | | - 40 | 85 | °C |



TLV2344I LinCMOS™ LOW VOLTAGE HIGH SPEED QUAD OPERATIONAL AMPLIFIERS

SLOS115-D4038, MAY 1992

electrical characteristics at specified free-air temperature (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | TEOT COMPLETIONS T T | V | DD = 3 | ٧ | ٧ | DD = 5 | ٧ | UNIT | |
|-----------------|---|---|----------------------|------|--------|------|-------|--------|------|--------|--|
| | PARAMETER | TEST CONDITIONS | T _A † | MIN | TYP | MAX | MIN | TYP | MAX | UNIT | |
| | | V _O = 1 V, V _{IC} = 1 V, | 25°C | | 1.1 | 10 | | 1.1 | 10 | | |
| VIO | Input offset voltage | $R_S = 50 \Omega$, $R_L = 10 k\Omega$ | Full range | | | 12 | | | 12 | mV | |
| αγιο | Average temperature coefficient of input offset voltage | | 25°C to 85°C | | 2.7 | | | 2.7 | | μV/°C | |
| | | V _O = 1 V, | 25°C | | 0.1 | | | 0.1 | | | |
| lo | Input offset current (see Note 4) | V _{IC} = 1 V | 85°C | | 22 | 1000 | | 24 | 1000 | pA | |
| | | V _O = 1 V, | 25°C | | 0.6 | | | 0.6 | | | |
| IB | Input bias current (see Note 4) | V _{IC} = 1 V | 85°C | | 175 | 2000 | | 200 | 2000 | pΑ | |
| | | | | -0.2 | - 0.3 | | -0.2 | - 0.3 | | | |
| | | | 25°C | to | to | | to | to | | V | |
| | Common-mode input | | | 2 | 2.3 | | 4 | 4.2 | | | |
| VICR | voltage range (see Note 5) | | | -0.2 | | | - 0.2 | | | | |
| | | | Full range | to | | | to | | | V | |
| | | | | 1.8 | | | 3.8 | | | | |
| Vон | High-level output voltage | $V_{IC} = 1 \text{ V},$ $V_{ID} = 100 \text{ mV},$ | 25°C | 1.75 | 1.9 | | 3.2 | 3.7 | | V | |
| тОн | riigit lovel octpat tottage | I _{OL} = -1 mA | Full range | 1.7 | | | 3 | | | 1 | |
| VOL | Low-level output voltage | $V_{IC} = 1 \text{ V}$ $V_{ID} = -100 \text{ mV}$ | 25°C | | 120 | 150 | | 90 | 150 | mV | |
| VOL | Low-level output voltage | I _{OL} = 1 mA | Full range | | | 190 | | | 190 | | |
| A _{VD} | Large-signal differential | $V_{IC} = 1 \text{ V},$ $R_{I} = 10 \text{ k}\Omega,$ | 25°C | 3 | 11 | | 5 | 23 | | V/mV | |
| AVD | voltage amplification | See Note 6 | Full range | 2 | | | 3.5 | | | ****** | |
| CMRR | Common mode rejection ratio | $V_O = 1 V$, $V_{IC} = V_{ICB}$ min, | 25°C | 65 | 78 | | 65 | 80 | | dB | |
| CIVIAA | Common-mode rejection ratio | $R_S = 50 \Omega$ | Full range | 60 | | | 60 | | | ив | |
| k | Supply-voltage rejection ratio | V _{DD} = 3 V to 5 V, V _{IC} = 1 V, V _O = 1 V, | 25°C | 70 | 95 | | 70 | 95 | | dB | |
| ksvr | $(\Delta V_{DD} / \Delta V_{IO})$ | $R_S = 50 \Omega$ | Full range | 65 | | | 65 | | | OB | |
| lDD | Supply current | V _O = 1 V V _{IC} = 1 V, | 25°C | | 1.3 | 6 | | 2.7 | 6.4 | mA | |
| ,00 | | No load | Full range | | | 8 | | | 8.8 | | |

†Full range is - 40°C to 85°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually.

6. At $V_{DD} = 5 \text{ V}$, $V_{O} = 0.25 \text{ V}$ to 2 V; at $V_{DD} = 3 \text{ V}$, $V_{O} = 0.5 \text{ V}$ to 1.5 V.



TLV2344I LinCMOS™ LOW-VOLTAGE HIGH-SPEED QUAD OPERATIONAL AMPLIFIERS

SLOS115-D4038, MAY 1992

operating characteristics at specified free-air temperature, $V_{DD} = 3 V$

| | PARAMETER | TEST COND | ITIONS | TA | MIN | TYP | MAX | UNIT |
|----------------|--------------------------------|---|------------------------|-------|-----|-----|-----|--------|
| SR | Slew rate at unity gain | $V_{IC} = 1 V$, $R_L = 10 k\Omega$, | ı = 10 kO | | | 2.1 | | |
| | | C _L = 20 pF, See Figure 30 | V _{IPP} = 1 V | 85°C | - | 1.7 | | V/μs |
| V _n | Equivalent input noise voltage | $f = 1 \text{ kHz}, R_S = 100 \Omega,$ See Figure 31 | | 25°C | | 25 | | nV/√Hz |
| _ | Maximum output swing bandwidth | $V_O = V_{OH}$, $C_L = 20 \text{ pF}$, $R_L = 10 \text{ k}\Omega$, See Figure 30 | | 25°C | | 170 | | |
| ВОМ | | | | 85°C | | 145 | | kHz |
| _ | | V _i = 10 mV, C _L = 2 | 0 pF, | 25°C | | 790 | | |
| B ₁ | Unity-gain bandwidth | R_L = 10 kΩ, See Figure 32 | | 85°C | | 690 | | kHz |
| | Phase margin | $V_i = 10 \text{ mV}, f = B_1,$ | | -40°C | | 53° | | |
| φm | | $C_L = 20 \text{ pF}, R_L = 10 \text{ k}\Omega$ See Figure 32 | | 25°C | | 49° | | |
| | | | | 85°C | | 47° | | |

operating characteristics at specified free-air temperature, $V_{DD} = 5 \text{ V}$

| | PARAMETER | TEST CONDITIONS | | TA | MIN TYP | MAX | UNIT | |
|----------------|------------------------------------|---|--------------------------|-------|---------|-----|--------|--|
| | | V 1V | V 1 V | 25°C | 3.6 | | | |
| SR | Slew rate at unity gain | $V_{IC} = 1 V$, $R_{L} = 10 k\Omega$, | V _{IPP} = 1 V | 85°C | 2.8 | | | |
| | Siew rate at unity gain | C _L = 20 pF, | V 0.5.V | 25°C | 2.9 | | V/µs | |
| | | See Figure 30 | V _{IPP} = 2.5 V | 85°C | 2.3 | | | |
| Vn | Equivalent input noise voltage | $f = 1 \text{ kHz}, R_S = 100 \Omega,$ See Figure 31 | | 25°C | 25 | | nV/√Hz | |
| ВОМ | Maximum output swing bandwidth | $V_O = V_{OH}$, $C_L = 20 \text{ pF}$, $R_L = 10 \text{ k}\Omega$, See Figure 92 | | 25°C | 320 | 4 | | |
| DOM | waxiindiii odiput swing bandwidiii | | | 85°C | 250 | | kHz | |
| D . | Unity-gain bandwidth | V _i = 10 mV, C ₁ = 2 | 0 pF, | 25°C | 1.7 | | | |
| В ₁ | Unity-gain bandwidth | R_L = 10 kΩ, See Figure 32 | | 85°C | 1.2 | | MHz | |
| | | $V_i = 10 \text{ mV}, f = B_1,$ | | -40°C | 49° | | 1 | |
| ϕ_{m} | Phase margin | CL = 20 pF, RL = 1 | 0 kΩ, | 25°C | 46° | | | |
| | | See Figure 32 | | 85°C | 43° | | | |



TLV2344Y LinCMOS™ LOW VOLTAGE HIGH SPEED QUAD OPERATIONAL AMPLIFIERS

SLOS115-D4038, MAY 1992

electrical characteristics at specified free-air temperature, $T_A = 25^{\circ}C$ (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | | V _{DD} = 3 V | | | V _{DD} = 5 V | | |
|------------------|---|---|-------------|-----------------------|-----|------------------|-----------------------|-----|------|
| | | TEST CONDITIONS | MIN | TYP | MAX | MIN | TYP | MAX | UNIT |
| V _{IO} | Input offset voltage | $V_O = 1 \text{ V}, V_{IC} = 1 \text{ V},$ $R_S = 50 \Omega, R_L = 10 \text{ k}\Omega$ | | 1.1 | 10 | | 1.1 | 10 | mV |
| lo lo | Input offset current (see Note 4) | V _O = 1 V, V _{IC} = 1 V | | 0.1 | | | 0.1 | | pΑ |
| IВ | Input bias current (see Note 4) | V _O = 1 V, V _{IC} = 1 V | | 0.6 | | | 0.6 | | pΑ |
| V _{ICR} | Common-mode input voltage range (see Note 5) | | - 0.2 to | - 0.3 to 2.3 | | - 0.2 to 4 | - 0.3 to 4.2 | | v |
| V _{OH} | High-level output voltage | V _{IC} = 1 V, V _{ID} = 100 mV, I _{OL} = -1 mA | 1.75 | 1.9 | | 3.2 | 3.7 | | ٧ |
| VOL | Low-level output voltage | $V_{IC} = 1 \text{ V}, V_{ID} = -100 \text{ mV},$ $I_{OL} = 1 \text{ mA}$ | | 120 | 150 | | 90 | 150 | mV |
| A _{VD} | Large-signal differential voltage amplification | $V_{IC} = 1 \text{ V}, R_L = 10 \text{ k}\Omega,$ See Note 6 | 3 | 11 | | 5 | 23 | | V/mV |
| CMRR | Common-mode rejection ratio | $V_O = 1 \text{ V}, V_{IC} = V_{ICR} \text{min},$ $R_S = 50 \Omega$ | 65 | 78 | | 65 | 80 | | dB |
| k _{SVR} | Supply-voltage rejection ratio $(\Delta V_{DD} / \Delta V_{O})$ | $V_{DD} = 3 \text{ V to 5 V, } V_{IC} = 1 \text{ V,}$ $V_{O} = 1 \text{ V, R}_{S} = 50 \Omega$ | 70 | 95 | | 70 | 95 | | dB |
| lDD | Supply current | V _O = 1 V, V _{IC} = 1 V, No load | | 1.3 | 6 | | 2.7 | 6.4 | μА |

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually.

6. At $V_{DD} = 5 \text{ V}$, $V_{O} = 0.25 \text{ V}$ to 2 V; at $V_{DD} = 3 \text{ V}$, $V_{O} = 0.5 \text{ V}$ to 1.5 V.



TLV2344I LinCMOS™ LOW-VOLTAGE HIGH-SPEED QUAD OPERATIONAL AMPLIFIERS


SLOS115-D4038, MAY 1992


TYPICAL CHARACTERISTICS

| | | | FIGURE |
|----------------------------------|--|-------------------------------|--------|
| VIO | Input offset voltage | Distribution | 1, 2 |
| αVIO | Input offset voltage temperature coefficient | Distribution | 3, 4 |
| VOH | | vs Output current | 5 |
| | High-level output voltage | vs Supply voltage | 6 |
| 0 | | vs Temperature | 7 |
| ., | | vs Common-mode input voltage | 8 |
| | | vs Temperature | 9, 11 |
| VOL | Low-level output voltage | vs Differential input voltage | 10 |
| | | vs Low-level output current | 12 |
| A _{VD} | Differential values and difference | vs Supply voltage | 13 |
| | Differential voltage amplification | vs Temperature | 14 |
| I _{IB} /I _{IO} | Input bias and offset current | vs Temperature | 15 |
| V _{IC} | Common-mode input voltage | vs Supply voltage | 16 |
| | Supply current | vs Supply voltage | 17 |
| DD | Supply current | vs Temperature | 18 |
| SR | Slew rate | vs Supply voltage | 19 |
| SH | Siew rate | vs Temperature | 20 |
| V _(OPP) | Maximum peak-to-peak output voltage | vs Frequency | 21 |
| | Gain-bandwidth product | vs Temperature | 22 |
| B ₁ | Gain-bandwidth product | vs Supply voltage | 23 |
| A _{VD} | Differential voltage amplification and phase shift | vs Frequency | 24, 25 |
| | | vs Supply voltage | 26 |
| ϕ_{m} | Phase margin | vs Temperature | 27 |
| | | vs Load capacitance | 28 |
| Vn | Equivalent input noise voltage | vs Frequency | 29 |



TYPICAL CHARACTERISTICS








Figure 3

DISTRIBUTION OF TLV2344 INPUT OFFSET VOLTAGE




Figure 2

DISTRIBUTION OF TLV2344 INPUT OFFSET VOLTAGE TEMPERATURE COEFFICIENT






Figure 4


TYPICAL CHARACTERISTICS



HIGH-LEVEL OUTPUT VOLTAGE
vs



HIGH-LEVEL OUTPUT VOLTAGE



LOW-LEVEL OUTPUT VOLTAGE vs




Figure 8

TYPICAL CHARACTERISTICS

LOW-LEVEL OUTPUT VOLTAGE FREE-AIR TEMPERATURE 200 $V_{DD} = 3V$ VIC = 1 V Vol - Low-Level Output Voltage - mV 175 $V_{ID} = -100 \text{ mV}$ IOL = 1 mA 150 125 100 75 50 -75 -50 75 100

LOW-LEVEL OUTPUT VOLTAGE

T_A - Free-Air Temperature - °C Figure 9




Figure 11

LOW-LEVEL OUTPUT VOLTAGE
vs




Figure 10

LOW-LEVEL OUTPUT VOLTAGE vs






Figure 12

TYPICAL CHARACTERISTICS



INPUT BIAS CURRENT AND INPUT OFFSET CURRENT



LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION vs





Figure 14

COMMON-MODE INPUT VOLTAGE POSITIVE LIMIT



NOTE 4: The typical values of input bias current and input offset current below 5 pA were determined mathematically.



TYPICAL CHARACTERISTICS





Figure 17



SUPPLY CURRENT




Figure 18

SLEW RATE vs





Figure 20

TYPICAL CHARACTERISTICS






Figure 21

Figure 22

UNITY-GAIN BANDWIDTH




Figure 23

TYPICAL CHARACTERISTICS

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT






Figure 24


LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT





TYPICAL CHARACTERISTICS





PHASE MARGIN vs LOAD CAPACITANCE




Figure 28

Figure 29

f - Frequency - Hz

PARAMETER MEASUREMENT INFORMATION

single-supply versus split-supply test circuits

Because the TLV2344 is optimized for single-supply operation, circuit configurations used for the various tests often present some inconvenience since the input signal, in many cases, must be offset from ground. This inconvenience can be avoided by testing the device with split supplies and the output load tied to the negative rail. A comparison of single-supply versus split-supply test circuits is shown below. The use of either circuit will give the same result.




Figure 30. Unity-Gain Amplifier




Figure 31. Noise Test Circuit




Figure 32. Gain-of-100 Inverting Amplifier



PARAMETER MEASUREMENT INFORMATION

input bias current

Because of the high input impedance of the TLV2344 operational amplifier, attempts to measure the input bias current can result in erroneous readings. The bias current at normal ambient temperature is typically less than 1 pA, a value that is easily exceeded by leakages on the test socket. Two suggestions are offered to avoid erroneous measurements:

- 1. Isolate the device from other potential leakage sources. Use a grounded shield around and between the device inputs (see Figure 33). Leakages that would otherwise flow to the inputs will be shunted away.
- Compensate for the leakage of the test socket by actually performing an input bias current test (using a picoammeter) with no device in the test socket. The actual input bias current can then be calculated by subtracting the open-socket leakage readings from the readings obtained with a device in the test socket.

One word of caution, many automatic testers as well as some bench-top operational amplifier testers use the servo-loop technique with a resistor in series with the device input to measure the input bias current (the voltage drop across the series resistor is measured and the bias current is calculated). This method requires that a device be inserted into the test socket to obtain a correct reading; therefore, an open-socket reading is not feasible using this method.




Figure 33. Isolation Metal Around Device Inputs (N Dual-In-Line Package)

low-level output voltage

To obtain low-supply-voltage operation, some compromise is necessary in the input stage. This compromise results in the device low-level output being dependent on both the common-mode input voltage level as well as the differential input voltage level. When attempting to correlate low-level output readings with those quoted in the electrical specifications, these two conditions should be observed. If conditions other than these are to be used, please refer to the Typical Characteristics section of this data sheet.

input offset voltage temperature coefficient

Erroneous readings often result from attempts to measure temperature coefficient of input offset voltage. This parameter is actually a calculation using input offset voltage measurements obtained at two different temperatures. When one (or both) of the temperatures is below freezing, moisture can collect on both the device and the test socket. This moisture will result in leakage and contact resistance which can cause erroneous input offset voltage readings. The isolation techniques previously mentioned have no effect on the leakage since the moisture also covers the isolation metal itself, thereby rendering it useless. It is suggested that these measurements be performed at temperatures above freezing to minimize error.

full power response

Full power response, the frequency above which the operational amplifier slew rate limits the output voltage swing, is often specified two ways: full-linear response and full-peak response. The full-linear response is



PARAMETER MEASUREMENT INFORMATION

generally measured by monitoring the distortion level of the output while increasing the frequency of a sinusoidal input signal until the maximum frequency is found above which the output contains significant distortion. The full-peak response is defined as the maximum output frequency, without regard to distortion, above which full peak-to-peak output swing cannot be maintained.

Because there is no industry-wide accepted value for significant distortion, the full-peak response is specified in this data sheet and is measured using the circuit of Figure 30. The initial setup involves the use of a sinusoidal input to determine the maximum peak-to-peak output of the device (the amplitude of the sinusoidal wave is increased until clipping occurs). The sinusoidal wave is then replaced with a square wave of the same amplitude. The frequency is then increased until the maximum peak-to-peak output can no longer be maintained (Figure 34). A square wave is used to allow a more accurate determination of the point at which the maximum peak-to-peak output is reached.




Figure 34. Full-Power-Response Output Signal

test time

Inadequate test time is a frequent problem, especially when testing CMOS devices in a high-volume, short-test-time environment. Internal capacitances are inherently higher in CMOS than in bipolar and BiFET devices, and require longer test times than their bipolar and BiFET counterparts. The problem becomes more pronounced with reduced supply levels and lower temperatures.

TYPICAL APPLICATION DATA

single-supply operation

While the TLV2344 will perform well using dual-power supplies (also called balanced or split supplies), the

design is optimized for single-supply operation. This includes an input common-mode voltage range that encompasses ground as well as an output voltage range that pulls down to ground. The supply voltage range extends down to 2 V, thus allowing operation with supply levels commonly available for TTL and HCMOS.

Many single-supply applications require that a voltage be applied to one input to establish a reference level that is above ground. This virtual ground can be generated using two large resistors, but a prefered technique is to use a virtual ground generator such as the TLE2426. The TLE2426 supplies an accurate voltage equal to VDD/2, while consuming very little power, and is suitable for supply voltages of greater than 4 V.




Figure 35. Inverting Amplifier With Voltage
Reference



TYPICAL APPLICATION DATA

The TLV2344 works well in conjunction with digital logic; however, when powering both linear devices and digital logic from the same power supply, the following precautions are recommended:

- Power the linear devices from separate bypassed supply lines (see Figure 36); otherwise, the linear device supply rails can fluctuate due to voltage drops caused by high switching currents in the digital logic.
- Use proper bypass techniques to reduce the probability of noise-induced errors. Single capacitive decoupling is often adequate; however, RC decoupling may be necessary in high-frequency applications.




Figure 36. Common Versus Separate Supply Rails

input characteristics

The TLV2344 is specified with a minimum and a maximum input voltage that, if exceeded at either input, could cause the device to malfunction. Exceeding this specified range is a common problem, especially in single-supply operation. Note that the lower range limit includes the negative rail, while the upper range limit is specified at $V_{DD} - 1$ V at $T_A = 25$ °C and at $V_{DD} - 1.2$ V at all other temperatures.

The use of the polysilicon-gate process and the careful input circuit design gives the TLV2344 very good input offset voltage drift characteristics relative to conventional metal-gate processes. Offset voltage drift in CMOS devices is highly influenced by threshold voltage shifts caused by polarization of the phosphorus dopant implanted in the oxide. Placing the phosphorus dopant in a conductor (such as a polysilicon gate) alleviates the polarization problem, thus reducing threshold voltage shifts by more than an order of magnitude. The offset voltage drift with time has been calculated to be typically 0.1 μ V/month, including the first month of operation.

Because of the extremely high input impedance and resulting low-bias current requirements, the TLV2344 is well suited for low-level signal processing; however, leakage currents on printed circuit boards and sockets can easily exceed bias-current requirements and cause a degradation in device performance. It is good practice to include guard rings around inputs (similar to those of Figure 33 in the Parameter Measurment Information section). These guards should be driven from a low-impedance source at the same voltage level as the common-mode input (see Figure 37).

The inputs of any unused amplifiers should be tied to ground to avoid possible oscillation.



TYPICAL APPLICATION DATA




Figure 37. Guard Ring Schemes

noise performance

The noise specifications in operational amplifier circuits are greatly dependent on the current in the first-stage differential amplifier. The low input bias current requirements of the TLV2344 results in a very low noise current, which is insignificant in most applications. This feature makes the devices especially favorable over bipolar devices when using values of circuit impedance greater than 50 k Ω , since bipolar devices exhibit greater noise currents.

feedback

Operational amplifier circuits nearly always employ feedback, and since feedback is the first prerequisite for oscillation, a little caution is appropriate. Most oscillation problems result from driving capacitive loads and ignoring stray input capacitance. A small-value capacitor connected in parallel with the feedback resistor is an effective remedy (see Figure 38). The value of this capacitor is optimized empirically.

electrostatic discharge protection

The TLV2344 incorporates an internal electrostatic discharge (ESD) protection circuit that will prevent




Figure 38. Compensation for Input Capacitance

functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2. Care should be exercised, however, when handling these devices as exposure to ESD may result in the degradation of the device parametric performance. The protection circuit also causes the input bias currents to be temperature dependent and have the characteristics of a reverse-biased diode.

latch-up

Because CMOS devices are susceptible to latch-up due to their inherent parasitic thyristors, the TLV2344 inputs and output are designed to withstand -100-mA surge currents without sustaining latch-up; however, techniques should be used to reduce the chance of latch-up whenever possible. Internal protection diodes



TYPICAL APPLICATION DATA

should not by design be forward biased. Applied input and output voltage should not exceed the supply voltage by more than 300 mV. Care should be exercised when using capacitive coupling on pulse generators. Supply transients should be shunted by the use of decoupling capacitors (0.1 μ F typical) located across the supply rails as close to the device as possible.

The current path established if latch-up occurs is usually between the positive supply rail and ground and can be triggered by surges on the supply lines and/or voltages on either the output or inputs that exceed the supply voltage. Once latch-up occurs, the current flow is limited only by the impedance of the power supply and the forward resistance of the parasitic thyristor and usually results in the destruction of the device. The chance of latch-up occuring increases with increasing temperature and supply voltages.

output characteristics

The output stage of the TLV2344 is designed to sink and source relatively high amounts of current (see Typical Characteristics). If the output is subjected to a short-circuit condition, this high-current capability can cause device damage under certain conditions. Output current capability increases with supply voltage.

Although the TLV 2344 possesses excellent highlevel output voltage and current capability, methods are available for boosting this capability, if needed. The simplest method involves the use of a pullup resistor (Rp) connected from the output to the positive supply rail (see Figure 39). There are two disadvantages to the use of this circuit. First, the NMOS pulldown transistor, N4 (see equivalent schematic) must sink a comparatively large amount of current. In this circuit, N4 behaves like a linear resistor with an on-resistance between approximately 60 Ω and 180 Ω , depending on how hard the operational amplifier input is driven. With very low values of Rp, a voltage offset from 0 V at the output will occur. Secondly, pullup resistor Rp acts as a drain load to N4 and the gain of the operational amplifier is reduced at output voltage levels where N5 is not supplying the output current.

All operating characteristics of the TLV2344 are measured using a 20-pF load. The devices will drive higher capacitive loads; however, as output load capacitance increases, the resulting response pole occurs at lower frequencies, thereby causing ringing, peaking, or even oscillation (see Figures 41, 42, and 43). In many cases, adding some compensation in the form of a series resistor in the feedback loop will alleviate the problem.




Figure 39. Resistive Pullup to Increase VOH




Figure 40. Test Circuit for Output Characteristics



TYPICAL APPLICATION DATA




Figure 41. Effect of Capacitive Loads in High-Bias Mode




Figure 42. Effect of Capacitive Loads in Medium-Bias Mode





Figure 43. Effect of Capacitive Loads in Low-Bias Mode

SLCS011-D4021, MAY 1992


- Wide Range of Supply Voltages
 2 V to 8 V
- Fully Characterized at 3 V and 5 V
- Very Low Supply Current Drain
 120 μA Typ at 3 V
- Output Compatible With TTL, MOS, and CMOS
- Fast Response Time . . . 200 ns Typ for TTL-Level Input Step
- High Input Impedance . . . $10^{12} \Omega$ Typ
- Extremely Low Input Bias Current
 5 pA Typ
- Common-Mode Input Voltage Range Includes Ground
- Built-In ESD Protection

description

The TLV2352 consists of two independent, low-power comparators specifically designed for single power supply applications and to operate with power supply rails as low as 2 V. When powered from a 3-V supply, the typical supply current is only 120 $\mu\text{A}.$



symbol (each comparator)



The TLV2352 is designed using the Texas Instruments LinCMOSTM technology and therefore features an extremely high input impedance (typically greater than $10^{12} \Omega$), which allows direct interfacing with high-impedance sources. The outputs are N-channel open-drain configurations that require an external pullup resistor to provide a positive output voltage swing, and they can be connected to achieve positive-logic wired-AND relationships. The TLV2352 is fully characterized at 3 V and 5 V for operation from -40° C to 85° C.

The TLV2352 has internal electrostatic discharge (ESD) protection circuits and has been classified with a 2000-V ESD rating tested under MIL-STD-883C, Method 3015.1. However, care should be exercised in handling this device as exposure to ESD may result in degradation of the device parametric performance.

AVAILABLE OPTIONS

| | Via may | | CHIP | 1 | | |
|---------------|--------------------------------|-----------------------|--------------------|----------------|-------------|---|
| TA | V _{IO} max at 25°C | SMALL OUTLINE (D)† | PLASTIC DIP (P) | TSSOP (PW)‡ | FORM (Y) | - |
| -40°C to 85°C | 5 mV | TLV2352ID | TLV2352IP | TLV2352IPW | TLV2352Y | 1 |

[†] The D package is available taped and reeled. Add the suffix "R" to the device type (e.g., TLV2352IDR).


[‡] PW packages are only available left-ended taped and reeled, (e.g., TLV2352IPWLE)



This device has limited built-in gate protection. The leads should be shorted together or the device should be placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

LinCMOS is a trademark of Texas Instruments Incorporated.








equivalent schematic

SLCS011-D4021, MAY 1992

TLV2352Y chip information

These chips, properly assembled, display characteristics similar to the TLV2352. Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.



SLCS011-D4021, MAY 1992

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| Supply voltage, V _{DD} (see Note 1) |
|---|
| Differential input voltage, V _{ID} (see Note 2) ± 8 V |
| Input voltage range, V _I – 0.3 to 8 V |
| Output voltage, VO 8 V |
| Input current, I ₁ ± 5 mA |
| Output current, IO |
| Duration of output short circuit to ground (see Note 3) |
| Continuous total power dissipation |
| Operating free-air temperature range |
| Storage temperature range – 65°C to 150°C |
| Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, P, or PW package |

[†] Stress beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- 2. Differential voltages are at the noninverting input terminal with respect to the inverting input terminal.
- 3. Short circuits from outputs to VDD can cause excessive heating and eventual device destruction.

DISSIPATION RATING TABLE

| PACKAGE | T _A ≤ 25°C POWER RATING | DERATING FACTOR | T _A = 85°C POWER RATING |
|---------|---------------------------------------|--------------------|---------------------------------------|
| D | 725 mW | 5.8 mW/°C | 377 mW |
| P | 1000 mW | 8.0 mW/°C | 520 mW |
| PW | 525 mW | 4.2 mW/°C | 273 mW |

recommended operating conditions

| | | I-SU | FFIX | |
|--|-----------------------|------|------|------|
| | | MIN | MAX | UNIT |
| Supply voltage, VDD | | 2 | 8 | V |
| Common-mode input voltage, V _{IC} | V _{DD} = 3 V | 0 | 1.75 | |
| Common-mode input voltage, VIC | V _{DD} = 5 V | 0 | 3.75 | V |
| Operating free-air temperature, TA | | -40 | 85 | °C |



NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.

TLV2352I LinCMOS™ DUAL LOW-VOLTAGE DIFFERENTIAL COMPARATOR

SLCS011-D4021, MAY 1992

electrical characteristics at specified free-air temperature†

| | PARAMETER | TEST CON | IDITIONS | TA [‡] | ٧ر | OD = 3 \ | / | V | DD = 5 \ | / | |
|------|--|---------------------------------------|-------------------------|-----------------|-----------|----------|------|--------|----------|------|------|
| | PANAMICIEN | TEST CON | TEST CONDITIONS | | MIN | TYP | MAX | MIN | TYP | MAX | UNIT |
| 1/ | Input offset | out offset VIC = VICR min, See Note 4 | | 25°C | F 1 4 7 7 | . 1 | 5 | | 1 | 5 | mV |
| VIO | voltage | VIC = VICR min, | Full range | | | 7 | | | 7 | IIIV | |
| l. a | Input offset | | | 25°C | | 1 | | | 1 | | pA |
| liO | current | | | | | | 1 | | | 1 | nA |
| 1 | Input bias | | | 25°C | | 5 | | | 5 | | pА |
| IB | current | | | 85°C | | | 2 | | | 2 | nA |
| | | | | 25°C | 0 to 2 | | | 0 to 4 | | | |
| VICR | Common-mode | ommon-mode put voltage range | Full range | 0 to | - | | 0 to | | - 1 | V | |
| | par ronago rango | | | Tuillange | 1.75 | | | 3.75 | | | |
| lou | High-level | V _{ID} = 1 V | | 25°C | | 0.1 | | | 0.1 | 1.5% | nA |
| ЮН | output current | VID - 1 V | | Full range | | | 1 | | | 1 | μΑ |
| 1/01 | Low-level | V _{ID} = -1 V, | lo 2 mA | 25°C | | 115 | 300 | | 150 | 400 | |
| VOL | output voltage | $V_{ID} = -1 V$ | $I_{OL} = 2 \text{ mA}$ | Full range | | | 600 | | | 700 | mV |
| 101 | Low-level | V _{ID} = -1 V, | V _{OL} = 1.5 V | 25°C | 6 | 16 | | 6 | 16 | | mA |
| IOL | output current | VID = -1 V, | VOL = 1.5 V | 25 0 | 0 | 10 | | U | 16 | | IIIA |
| IDD | Constitution of the consti | No load | 25°C | | 120 | 250 | | 140 | 300 | | |
| טטי | Supply current | $V_{ID} = 1 V$, No lo | INO IOAU | Full range | | | 350 | | | 400 | μA |

[†] All characteristics are measured with zero common-mode input voltages unless otherwise noted.

switching characteristics, $V_{DD} = 3 \text{ V}$, $T_A = 25^{\circ}\text{C}$

| PARAMETER | TEST C | ONDITIONS | MIN | TYP | MAX | UNIT |
|---------------|---|---------------------------------------|-----|-----|-----|------|
| Response time | $R_L = 5.1 \text{ k}\Omega$, $C_L = 15 \text{ pF}^{\S}$, See Note 5 | 100-mV input step with 5-mV overdrive | | 640 | | ns |

switching characteristics, $V_{DD} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

| PARAMETER | | TEST C | MIN | TYP | MAX | UNIT | |
|---------------|-------------------------------|---------------------------------------|---------------------------------------|-----|-----|------|----|
| Response time | $R_L = 5.1 \text{ k}\Omega$, | C _L = 15 pF [§] , | 100-mV input step with 5-mV overdrive | | 650 | | |
| nesponse time | See Note 5 | | TTL-level input step | | 200 | | ns |

[§] C_L includes probe and jig capacitance.



[‡] Full range is -40°C to 85°C. IMPORTANT: See Parameter Measurement Information.

NOTE 4: The offset voltage limits given are the maximum values required to drive the output above 4 V with V_{DD} = 5 V, 2 V with V_{DD} = 3 V, or below 400 mV with a 10-kΩ resistor between the output and V_{DD}. They can be verified by applying the limit value to the input and checking for the appropriate output state.

NOTE 5: The response time specified is the interval between the input step function and the instant when the output crosses $V_0 = 1 \text{ V}$ with $V_{DD} = 3 \text{ V}$ or $V_0 = 1.4 \text{ V}$ with $V_{DD} = 5 \text{ V}$.

TLV2352Y LinCMOS™ DUAL LOW-VOLTAGE DIFFERENTIAL COMPARATOR

SLCS011-D4021, MAY 1992

electrical characteristics at specified free-air temperature, $T_A = 25^{\circ}C^{\dagger}$


| | PARAMETER | TEST CO | ONDITIONS | V | DD = 3 \ | / | V _{DD} = 5 V | | | LINUT |
|------|---------------------------------|---------------------------------------|-------------------------|--------|----------|-----|-----------------------|-----|-----|-------|
| | | 120. 00.10110110 | | MIN | TYP | MAX | MIN | TYP | MAX | UNIT |
| VIO | Input offset voltage | V _{IC} = V _{ICR} mi | n, See Note 4 | | 1 | 5 | | 1 | 5 | mV . |
| 110 | Input offset current | | | 100 | 1 | | e . | 1 | | pA |
| Iв | Input bias current | | | | 5 | | | 5 | | pA |
| VICR | Common-mode input voltage range | | | 0 to 2 | | | 0 to 4 | | | ٧ |
| loн | High-level output current | V _{ID} = 1 V | | | 0.1 | | | 0.1 | | nA |
| VOL | Low-level output voltage | V _{ID} = -1 V | I _{OL} = 2 mA | | 115 | 300 | • | 150 | 400 | mV |
| lOL | Low-level output current | V _{ID} = -1 V, | V _{OL} = 1.5 V | 6 | 16 | | 6 | 16 | | mA |
| IDD | Supply current | V _{ID} = 1 V | No load | | 120 | 250 | | 140 | 300 | μА |


[†] All characteristics are measured with zero common-mode input voltages unless otherwise noted.



NOTF 4: The offset voltage limits given are the maximum values required to drive the output above 4 V with V_{DD} = 5 V, 2 V with V_{DD} = 3 V, or below 400 mV with a 10-kΩ resistor between the output and V_{DD}. They can be verified by applying the limit value to the input and checking for the appropriate output state.

TYPICAL CHARACTERISTICS





FREE-AIR TEMPERATURE 3 V_{ICR} - Common-Mode Input Voltage Range - V $V_{DD} = 3 V$ Positive Limit 2.5 2 1.5 1 0.5 0 **Negative Limit**

25 50


TA - Free-Air Temperature - °C

Figure 3

-0.5

-75 -50

COMMON-MODE INPUT VOLTAGE RANGE vs



100 75

125

TYPICAL CHARACTERISTICS

HIGH-TO-LOW-LEVEL OUTPUT PROPAGATION DELAY FOR VARIOUS OVERDRIVE VOLTAGES




Figure 5

LOW-TO-HIGH-LEVEL OUTPUT PROPAGATION DELAY FOR VARIOUS OVERDRIVE VOLTAGES




Figure 7

HIGH-TO-LOW-LEVEL OUTPUT PROPAGATION DELAY FOR VARIOUS CAPACITIVE LOADS




Figure 6

LOW-TO-HIGH-LEVEL OUTPUT PROPAGATION DELAY FOR VARIOUS CAPACITIVE LOADS




Figure 8



SLCS011-D4021, MAY 1992

PARAMETER MEASUREMENT INFORMATION

The digital output stage of the TLV2352 can be damaged if it is held in the linear region of the transfer curve. Conventional operational amplifier/comparator testing incorporates the use of a servo loop that is designed to force the device output to a level within this linear region. Since the servo-loop method of testing cannot be used, the following alternatives for measuring parameters such as input offset voltage, common-mode rejection, etc., are offered.

To verify that the input offset voltage falls within the limits specified, the limit value is applied to the input as shown in Figure 9(a). With the noninverting input positive with respect to the inverting input, the output should be high. With the input polarity reversed, the output should be low.

A similar test can be made to verify the input offset voltage at the common-mode extremes. The supply voltages can be slewed as shown in Figure 9(b) for the V_{ICR} test, rather than changing the input voltages to provide greater accuracy.




Figure 9. Method for Verifying That Input Offset Voltage Is Within Specified Limits

A close approximation of the input offset voltage can be obtained by using a binary search method to vary the differential input voltage while monitoring the output state. When the applied input voltage differential is equal but opposite in polarity to the input offset voltage, the output will change states.



PARAMETER MEASUREMENT INFORMATION

Figure 10 illustrates a practical circuit for direct dc measurement of input offset voltage that does not bias the comparator in the linear region. The circuit consists of a switching-mode servo loop in which U1a generates a triangular waveform of approximately 20-mV amplitude. U1b acts as a buffer with C2 and R4 removing any residual dc offset. The signal is then applied to the inverting input of the comparator under test while the noninverting input is driven by the output of the integrator formed by U1c through the voltage divider formed by R9 and R10. The loop reaches a stable operating point when the output of the comparator under test has a duty cycle of exactly 50%, which can only occur when the incoming triangle wave is sliced symmetrically or when the voltage at the noninverting input exactly equals the input offset voltage.

Voltage divider R9 and R10 provides a step up of the input offset voltage by a factor of 100 to make measurement easier. The values of R5, R8, R9, and R10 can significantly influence the accuracy of the reading; therefore, it is suggested that their tolerance level be 1% or lower.

Measuring the extremely low values of input current requires isolation from all other sources of leakage current and compensation for the leakage of the test socket and board. With a good picoammeter, the socket and board leakage can be measured with no device in the socket. Subsequently, this open-socket leakage value can be subtracted from the measurement obtained with a device in the socket to obtain the actual input current of the device.





Figure 10. Circuit for Input Offset Voltage Measurement




SLCS011-D4021, MAY 1992

PARAMETER MEASUREMENT INFORMATION

Propagation delay time is defined as the interval between the application of an input step function and the instant when the output crosses $V_O=1~V$ with $V_{DD}=3~V$ or when the output crosses $V_O=1.4~V$ with $V_{DD}=5~V$. Propagation delay time, low-to-high-level output, is measured from the leading edge of the input pulse, while propagation delay time, high-to-low-level output, is measured from the trailing edge of the input pulse. Propagation delay time measurement at low input signal levels can be greatly affected by the input offset voltage. The offset voltage should be balanced by the adjustment at the inverting input (as shown in Figure 11) so that the circuit is just at the transition point. Then a low signal, for example 105-mV or 5-mV overdrive, will cause the output to change state.



TEST CIRCUIT



NOTE A: C1 includes probe and jig capacitance.

Figure 11. Propagation Delay, Rise, and Fall Times Test Circuit and Voltage Waveforms

TLV2354I, TLV2354Y LinCMOS™ QUADRUPLE LOW-VOLTAGE DIFFERENTIAL COMPARATORS


SLCS012-D4017, MAY 1992

- Wide Range of Supply Voltages
 2 V to 8 V
- Fully Characterized at 3 V and 5 V
- Very Low Supply Current Drain 240 µA Typ at 3 V
- Common-Mode Input Voltage Range Includes Ground
- Fast Response Time . . . 200 ns Typ for TTL-Level Input Step
- High Input Impedance . . . 10¹² Ω Typ
- Extremely Low Input Bias Current 5 pA Tvp
- Output Compatible With TTL, MOS, and CMOS
- Built-In ESD Protection


description

The TLV2354 consists of four independent, low-power comparators specifically designed for single power supply applications and to operate with power supply rails as low as 2 V. When powered from a 3-V supply, the typical supply current is only 240 μ A.


D OR N PACKAGE (TOP VIEW)



PW PACKAGE (TOP VIEW)



symbol (each comparator)



The TLV2354 is designed using the Texas Instruments LinCMOSTM technology and therefore features an extremely high input impedance (typically greater than $10^{12} \, \Omega$), which allows direct interfacing with high-impedance sources. The outputs are N-channel open-drain configurations that require an external pullup resistor to provide a positive output voltage swing, and they can be connected to achieve positive-logic wired-AND relationships. The TLV2354 is fully characterized for operation from -40° C to 85° C.

The TLV2354 has internal electrostatic discharge (ESD) protection circuits and has been classified with a 2000-V ESD rating tested under MIL-STD-883C, Method 3015.1. However, care should be exercised in handling this device as exposure to ESD may result in degradation of the device parametric performance.

AVAILABLE OPTIONS

| | Via may | | PACKAGE | | CHIP |
|---------------|--------------------------------|-----------------------|---|-------------|----------|
| TA | V _{IO} max at 25°C | SMALL OUTLINE (D)† | OUTLINE PLASTIC DIP TSSOP D)† (N) (PW)‡ | FORM (Y) | |
| -40°C to 85°C | 5 mV | TLV2354ID | TLV2354IN | TLV2354IPW | TLV2354Y |

[†] The D package is available taped and reeled. Add the suffix "R" to the device type (e.g., TLV2352IDR).


[‡] PW packages are only available left-ended taped and reeled, (e.g., TLV2354IPWLE)



This device has limited built-in gate protection. During storage or handling, the device leads should be shorted together or the device should be placed in conductive foam.

LinCMOS is a trademark of Texas Instruments Incorporated.








equivalent schematic

TLV2354Y chip information

These chips, properly assembled, display characteristics similar to the TLV2354. Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.



TLV2354I LinCMOS™ QUADRUPLE LOW-VOLTAGE DIFFERENTIAL COMPARATOR

SLCS012-D4017, MAY 1992

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| Supply voltage, V _{DD} (see Note 1) | |
|---|------------------------------|
| Differential input voltage, V _{ID} (see Note 2) | |
| Input voltage range, V _I | – 0.3 to 8 V |
| Output voltage, V _O | 8 V |
| Input current, I ₁ | ± 5 mA |
| Output current, IO | 20 mA |
| Duration of output short circuit to ground (see Note 3) | unlimited |
| Continuous total power dissipation | See Dissipation Rating Table |
| Operating free-air temperature range | 40°C to 85°C |
| Storage temperature range | – 65°C to 150°C |
| Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, N, or PW | package 260°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.

- 2. Differential voltages are at the noninverting input terminal with respect to the inverting input terminal.
- 3. Short circuits from outputs to VDD can cause excessive heating and eventual device destruction.

DISSIPATION RATING TABLE

| PACKAGE | T _A ≤ 25°C POWER RATING | DERATING FACTOR | T _A = 85°C POWER RATING |
|---------|---------------------------------------|--------------------|---------------------------------------|
| D | 950 mW | 7.6 mW/°C | 494 mW |
| N | 1150 mW | 9.2 mW/°C | 598 mW |
| PW | 700 mW | 5.6 mW/°C | 346 mW |

recommended operating conditions

| | | I-SUF | I-SUFFIX | | |
|--|-----------------------|-------|----------|------|--|
| | | MIN | MAX | UNIT | |
| Supply voltage, V _{DD} | | 2 | 8 | V | |
| Common-mode input voltage, V _{IC} | V _{DD} = 3 V | 0 | 1.75 | | |
| Common-mode input voitage, VIC | V _{DD} = 5 V | 0 | 3.75 | V | |
| Operating free-air temperature, TA | | -40 | 85 | °C | |



TLV2354I LinCMOS™ QUADRUPLE LOW-VOLTAGE DIFFERENTIAL COMPARATOR

SLCS012-D4017, MAY 1992

electrical characteristics at specified free-air temperature†

| | PARAMETER | TEST CO | IDITIONS | TA [‡] | V | DD = 3 \ | 1 | V | DD = 5 V | / | | |
|------------|---------------------|------------------------------------|-------------------------|-----------------|--------|----------|-----|--------|----------|-----|-------|----|
| | PANAMETER | TEST COI | TEST CONDITIONS | | MIN | TYP | MAX | MIN | TYP | MAX | UNIT | |
| VIO | Input offset | | | 25°C | | 1 | 5 | | 1 | 5 | mV | |
| VIO | voltage | | | Full range | | | 7 | | | 7 | IIIV | |
| li o | Input offset | | | 25°C | | 1 | | | 1 | | pА | |
| 10 | current | | | | | | 1 | | | 1 . | nA | |
| 1 | Input bias | | | 25°C | | 5 | | | 5 | | pА | |
| IB current | | | | 85°C | | | 2 | | | 2 | nA | |
| | | nmon-mode ut voltage range | | 25°C | 0 to 2 | | 1 | 0 to 4 | | | | |
| VICR | input voltage range | | | Full range | 0 to | | | 0 to | | | V | |
| | | | | 1 un range | 1.75 | | | 3.75 | | | | |
| | High-level | V _{ID} = 1 V | | 25°C | | 0.1 | | | 0.1 | | nA | |
| ЮН | output current | AID = 1 A | | Full range | | | 1 | | | 1 | μΑ | |
| 1/ | Low-level | | 1 | 25°C | | 115 | 300 | | 150 | 400 | mV | |
| VOL | output voltage | $V_{ID} = -1 V$ | $I_{OL} = 2 \text{ mA}$ | Full range | | | 600 | | | 700 | IIIV | |
| loL | Low-level | V _{ID} = -1 V, | V _{OL} = 1.5 V | 25°C | 6 | 16 | | 6 | 16 | | mA | |
| 'UL | output current | VID - 1 V, | | | | | | | | | 111/1 | |
| loo | Supply current | W- 1W No load | 25°C | No load | 25°C | | 240 | 500 | | 290 | 600 | μΑ |
| IDD | Supply current | pply current $V_{ID} = 1 V$, No I | | Full range | | | 700 | | | 800 | μΑ | |

[†] All characteristics are measured with zero common-mode input voltages unless otherwise noted.

NOTE 4: The offset voltage limits given are the maximum values required to drive the output above 4 V with $V_{DD} = 5 \text{ V}$, 2 V with $V_{DD} = 3 \text{ V}$, or below 400 mV with a 10-k Ω resistor between the output and V_{DD} . They can be verified by applying the limit value to the input and checking for the appropriate output state.

switching characteristics, $V_{DD} = 3 \text{ V}$, $T_A = 25^{\circ}\text{C}$

| PARAMETER | | MIN | TYP | MAX | UNIT | | |
|---------------|-------------------------------------|---------------------------------------|---|-----|------|--|----|
| Response time | $R_L \approx 5.1 \text{ k}\Omega$, | C _L = 15 pF [§] , | 100-mV input step with 5-mV overdrive | | 640 | | ns |
| | See Note 5 | | 1 100-1117 Input step with 5-1117 overdrive | 040 | 040 | | ns |

switching characteristics, $V_{DD} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

| PARAMETER | TEST C | MIN | TYP | MAX | UNIT | |
|---------------|--|---|-----|-----|------|----|
| Danasa timo | $R_L = 5.1 \text{ k}\Omega$, $C_L = 15 \text{ pF}^{\S}$, | 100-mV input step with 5-mV overdrive 650 | | 650 | | 20 |
| Response time | See Note 5 | TTL-level input step | | 200 | | ns |

[§] Cl includes probe and jig capacitance.

NOTE 5: The response time specified is the interval between the input step function and the instant when the output crosses V_O = 1 V with V_{DD} = 3 V or when the output crosses V_O = 1.4 with V_{DD} = 5 V.



[‡] Full range is -40°C to 85°C. IMPORTANT: See Parameter Measurement Information.

TLV2354Y LinCMOS™ QUADRUPLE LOW-VOLTAGE DIFFERENTIAL COMPARATOR

SLCS012-D4017, MAY 1992

electrical characteristics at specified free-air temperature, $T_A = 25^{\circ}C^{\dagger}$


| PARAMETER | | TEST CONDITIONS | | V _{DD} = 3 V | | V _{DD} = 5 V | | LINUT | | |
|-----------------|---------------------------------|------------------------|---|-----------------------|-----|-----------------------|--------|-------|-----|------|
| | | 1251 00 | ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | MIN | TYP | MAX | MIN | TYP | MAX | UNIT |
| VIO | Input offset voltage | VIC = VICRMIN | , See Note 4 | | 1 | 5. | | 1 | 5 | mV |
| 110 | Input offset current | | | | 1 | | | 1 | | pΑ |
| 1 _{IB} | Input bias current | | | | 5 | | | 5 | | pА |
| VICR | Common-mode input voltage range | | | 0 to 2 | | | 0 to 4 | | | V |
| ТОН | High-level output current | V _{ID} = 1 V | | | 0.1 | | | 0.1 | | nA |
| VOL | Low-level output voltage | V _{ID} = -1 V | IOL = 2 mA | | 115 | 300 | | 150 | 400 | mV |
| lOL | Low-level output current | $V_{ID} = -1 V$, | V _{OL} = 1.5 V | 6 | 16 | | 6 | 16 | 100 | mA |
| IDD | Supply current | V _{ID} = 1 V | No load | | 240 | 500 | | 290 | 600 | μΑ |


[†] All characteristics are measured with zero common-mode input voltages unless otherwise noted.





NOTE 4: The offset voltage limits given are the maximum values required to drive the output above 4 V with V_{DD} = 5 V, 2 V with V_{DD} = 3 V, or below 400 mV with a 10-kΩ resistor between the output and V_{DD}. They can be verified by applying the limit value to the input and checking for the appropriate output state.

TYPICAL CHARACTERISTICS









TYPICAL CHARACTERISTICS

HIGH-TO-LOW-LEVEL OUTPUT PROPAGATION DELAY FOR VARIOUS OVERDRIVE VOLTAGES




Figure 5

LOW-TO-HIGH-LEVEL OUTPUT PROPAGATION DELAY FOR VARIOUS OVERDRIVE VOLTAGES

Propagation Delay Time - ns




Figure 7

HIGH-TO-LOW-LEVEL OUTPUT PROPAGATION DELAY FOR VARIOUS CAPACITIVE LOADS




Figure 6

LOW-TO-HIGH-LEVEL OUTPUT PROPAGATION DELAY FOR VARIOUS CAPACITIVE LOADS




Figure 8



SLCS012-D4017, MAY 1992

PARAMETER MEASUREMENT INFORMATION

The digital output stage of the TLV2354 can be damaged if it is held in the linear region of the transfer curve. Conventional operational amplifier/comparator testing incorporates the use of a servo loop that is designed to force the device output to a level within this linear region. Since the servo-loop method of testing cannot be used, the following alternatives for measuring parameters such as input offset voltage, common-mode rejection, etc., are offered.

To verify that the input offset voltage falls within the limits specified, the limit value is applied to the input as shown in Figure 1 (a). With the noninverting input positive with respect to the inverting input, the output should be high. With the input polarity reversed, the output should be low.

A similar test can be made to verify the input offset voltage at the common-mode extremes. The supply voltages can be slewed as shown in Figure 1 (b) for the V_{ICR} test, rather than changing the input voltages to provide greater accuracy.




Figure 9. Method for Verifying That Input Offset Voltage Is Within Specified Limits

A close approximation of the input offset voltage can be obtained by using a binary search method to vary the differential input voltage while monitoring the output state. When the applied input voltage differential is equal but opposite in polarity to the input offset voltage, the output will change states.

PARAMETER MEASUREMENT INFORMATION

Figure 2 illustrates a practical circuit for direct dc measurement of input offset voltage that does not bias the comparator in the linear region. The circuit consists of a switching-mode servo loop in which U1a generates a triangular waveform of approximately 20-mV amplitude. U1b acts as a buffer, with C2 and R4 removing any residual dc offset. The signal is then applied to the inverting input of the comparator under test while the noninverting input is driven by the output of the integrator formed by U1c through the voltage divider formed by R9 and R10. The loop reaches a stable operating point when the output of the comparator under test has a duty cycle of exactly 50%, which can only occur when the incoming triangle wave is sliced symmetrically or when the voltage at the noninverting input exactly equals the input offset voltage.

Voltage divider R9 and R10 provides a step up of the input offset voltage by a factor of 100 to make measurement easier. The values of R5, R8, R9, and R10 can significantly influence the accuracy of the reading; therefore, it is suggested that their tolerance level be 1% or lower.

Measuring the extremely low values of input current requires isolation from all other sources of leakage current and compensation for the leakage of the test socket and board. With a good picoammeter, the socket and board leakage can be measured with no device in the socket. Subsequently, this open-socket leakage value can be subtracted from the measurement obtained with a device in the socket to obtain the actual input current of the device.






Figure 10. Circuit for Input Offset Voltage Measurement



PARAMETER MEASUREMENT INFORMATION

Propagation delay time is defined as the interval between the application of an input step function and the instant when the output crosses $V_O=1$ V with $V_{DD}=3$ V or when the output crosses $V_O=1.4$ V with $V_{DD}=5$ V. Propagation delay time, low-to-high-level output, is measured from the leading edge of the input pulse, while propagation delay time, high-to-low-level output, is measured from the trailing edge of the input pulse. Propagation delay time measurement at low input signal levels can be greatly affected by the input offset voltage. The offset voltage should be balanced by the adjustment at the inverting input (as shown in Figure 3) so that the circuit is just at the transition point. Then a low signal, for example 105-mV or 5-mV overdrive, will cause the output to change state.






NOTE A: CL includes probe and jig capacitance.

Figure 11. Propagation Delay, Rise, and Fall Times Test Circuit and Voltage Waveforms

| Med | chanical | Data | | | | 3 | |
|-----|------------|---------|----------------|--|---|---|--|
| Dat | a Sheets | | | | 2 | 2 | |
| Ger | neral Info | rmation | and the second | | | | |

D008, D014, and D016 plastic small outline packages

Each of these small outline packages consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. Leads require no additional cleaning or processing when used in soldered assembly.




NOTES: A. Leads are within 0,25 (0.010) radius of true position at maximum material condition.

- B. Body dimensions do not include mold flash or protrusion.
- C. Mold flash or protrusion shall not exceed 0,15 (0.006).
- D. Lead tips to be planar within ± 0.051 (0.002) exclusive of solder.

KC003 plastic flange-mount package

This package consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when the package is operated under high-humidity conditions.




NOTES: A. Notches and/or mold chamfer may or may not be present.

B. Leads are within 0,13 (0.005) radius of true position (T.P.) at maximum material conditions.



N014, N016, N018, and N020 300-mil plastic dual-in-line package

These dual-in-line packages consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation and circuit performance characteristics will remain stable when operated in high-humidity conditions. These packages are intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.



NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

- B. This dimension does not apply for solder-dipped leads.
- C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above seating plane.



N014, N016, N018, and N020 300-mil plastic dual-in-line package (continued)

| | PIN | 14 | 16 | 18 | 20 |
|-----|-----|--------------|--------------|--------------|---------------|
| DIM | | | | | |
| Α | MIN | 18,0 (0.710) | (see Note A) | (see Note A) | 23,22 (0.914) |
| | MAX | 19,8 (0.780) | 19,8 (0.780) | 23,4 (0.920) | 24,77 (0.975) |
| В | NOM | 2,8 (0.110) | 2,8 (0,110) | 4,06 (0.160) | 2,80 (0.110) |
| С | MIN | 7,37 (0.290) | 7,37 (0.290) | 7,37 (0.290) | 7,37 (0.290) |
| | MAX | 7,87 (0.310) | 7,87 (0.310) | 7,87 (0.310) | 7,87 (0.310) |
| D | MIN | 6,10 (0.240) | 6,10 (0.240) | (see Note A) | 6,10 (0.240) |
| | MAX | 6,60 (0.260) | 6,60 (0.260) | 6,99 (0.275) | 7,11 (0.280) |
| E | NOM | 2,0 (0.080) | 2,0 (0.080) | 2,03 (0.080) | 2,0 (0.080) |
| F | MIN | 0,84 (0.033) | 0,84 (0.033) | 0,89 (0.035) | 0,84 (0.033) |
| G | MIN | (see Note B) | 0,38 (0.015) | (See Note B) | 1,68 (0.066) |
| | MAX | (see Note B) | 1,65 (0.065) | (see Note B) | 0,22 (0.009) |
| Н | MIN | 2,54 (0.100) | 1,02 (0.040) | 0,23 (0.009) | 0,38 (0.015) |
| | MAX | 1,52 (0.060) | 2,41 (0.095) | 1,91 (0.075) | 1,27 (0.050) |


NOTES: A. This packaging characteristic is not specified.

B. The 14-pin and 18-pin plastic dual-in-line package is only offered with the external pins shaped in their entirety.



P008 plastic dual-in-line package

This package consists of a circuit mounted on an 8-pin lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Solder-plated lead require no additional cleaning or processing when used in soldered assembly.




NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

- B. This dimension does not apply for solder-dipped leads.
- C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above seating plane.



PW008, PW014, PW016, PW020 shrink small-outline packages

These shrunk small-outline packages consist of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. Leads require no additional cleaning or processing when used in soldered assembly.



NOTES: A. Leads are within 0,25 mm radius of true position at maximum material condition.

- B. Body dimensions include mold flash or protrusion.
- C. Mold flash or protrusion shall not exceed 0,15 mm.
- D. Lead tips to be planar within $\pm 0,051$ mm exclusive of solder.

| DIM | 8 | 14 | 16 | 20 |
|-------|------|------|------|------|
| A MIN | 2,99 | 4,99 | 4,99 | 6,40 |
| A MAX | 3,03 | 5,30 | 5,30 | 6,80 |
| B MAX | 0,65 | 0,70 | 0,38 | 0,48 |





TI Worldwide Sales Offices

ALABAMA: Huntsville: 4960 Corporate Drive, Suite N-150, Huntsville, AL 35805-6202, (205) 837-7530.

ARIZONA: Phoenix: 8825 N. 23rd Avenue, Suite 100, Phoenix, AZ 85021, (602) 995-1007. CALIFORNIA: Irvine: 1920 Main Street, Suite 900, Irvine, CA 92714, (714) 660-1200; Roseville: 1 Sierra Gate Plaza, Suite 255B, Roseville, CA 95678, (916) 786-9208; San Diego: 5625 Ruffin Road, Suite 100, San Diego, CA 92123, (619) 278-9600; Santa Clara: 5353 Betsy Ross Drive, Santa Clara: 5353 Betsy Ross Drive, Santa Clara, CA 95054, (408) 980-9000; Woodland Hills: 21550 Oxnard Street, Suite 700, Woodland Hills: CA 91367, (818) 704-8100. COLORADO: Aurora: 1400 S. Potomac Street, Suite 101, Aurora, CO 80012, (303) 368-8000. CONNECTICUT: Wallingford: 9 Barnes Industrial

Park Road, Wallingford, CT 06492, (203) 269-0074. FLORIDA: Altamonte Springs: 370 S. North Lake Boulevard, Suite 1008, Altamonte Springs, FL 32701, (407) 260-2116; Fort Lauderdale: 2950 N.W. 62nd Street,

Fort Lauderdale: 2950 N.W. 62nd Street, Suite 100, Fort Lauderdale, FL 33309; (305) 973-8502; Tampa: 4803 George Road, Suite 390, Tampa, FL 33634-6234, (813) 882-0017.

GEORGIA: Norcross: 5515 Spalding Drive, Norcross, GA 30092, (404) 662-7900.

ILLINOIS: Arlington Heights: 515 W. Algonquin, Arlington Heights, IL 60005, (708) 640-3000.
INDIANA: Carmel: 550 Congressional Drive, Suite 100, Carmel, IN 46032, (317) 573-6400; Fort Wayne: 118 E. Ludwig Road, Suite 102, Fort Wayne, IN 46825, (219) 482-3311.

Fort Wayne, IN 46825, (219) 482-3311.

IOWA: Cedar Rapids: 373 Collins Road N.E.,
Suite 201, Cedar Rapids, IA 52402, (319)
395-9550.

KANSAS: Overland Park: 7300 College Boulevard, Lighton Plaza, Suite 150, Overland Park, KS 66210, (913) 451-4511.

MARYLAND: Columbia: 8815 Centre Park Drive, Suite 100, Columbia, MD 21045, (301) 964-2003. MASSACHUSETTS: Waltham: 950 Winter Street, Suite 2800, Waltham, MA 02154, (617) 895-9100. MICHIGAN: Farmington Hills: 33737 W. 12 Mile Road, Farmington Hills, MI 48331, (313) 553-1500; MINNESOTA: Eden Prairie: 11000 W. 78th Street, Suite 100, Eden Prairie, MN 55344, (612)

MISSOURI: St. Louis: 12412 Powerscourt Drive, Suite 125, St. Louis, MO 63131, (314) 821-8400. NEW JERSEY: Isellin: Parkway Towers, 485 E. Route 1 South, Iselin, NJ 08830, (908) 750-1050.

NEW MEXICO: Albuquerque: 2709 Pan American Freeway, N.E., Albuquerque, NM 87107, (505) 345-2555.

NEW YORK: East Syracuse: 6365 Collamer Drive, East Syracuse, NY 13057, (315) 463-9291; Flahkill: 300 Westage Business Center, Suite 140, Fishkill, NY 12524, (914) 897-2900; Melville: 1895 Walt Whitman Road, Melville, NY 11247, (516) 454 6500:

NY 11747, (516) 454-6600; **Pittsford**: 2851 Clover Street, Pittsford, NY 14534, (716) 385-6770.

NORTH CAROLINA: Charlotte: 8 Woodlawn Green, Charlotte, NC 28217, (704) 527-0933; Raleigh: 2809 Highwoods Boulevard, Suite 100, Raleigh, NC 27625, (919) 876-2725.

OHIO: Beachwood: 23775 Commerce Park Road, Beachwood, OH 44122, (216) 464-6100; Beavercreek: 4200 Colonel Glenn Highway, Suite 600, Beavercreek, OH 45431, (513) 427-6200.

OREGON: Beaverton: 6700 S.W. 105th Street, Suite 110, Beaverton, OR 97005, (503) 643-6758. PENNSYLVANIA: Blue Bell: 670 Sentry Parkway, Blue Bell, PA 19422, (215) 825-9500. PUERTO RICO: Hato Rey: 615 Mercantil Plaza Building, Suite 505, Hato Rey, PR 00918, (809) 753-8700.

TEXAS: Austin: 12501 Research Boulevard, Austin, TX 78759, (512) 250-6769; Dallas: 7839 Churchill Way, Dallas, TX 75251, (214) 917-1264; Houston: 9301 Southwest Freeway, Suite 360, Houston, TX 77074, (713) 778-6592.

UTAH: Sait Lake City: 1800 S. West Temple Street, Suite 201, Sait Lake City, UT 84115, (801) 466-8973

WASHINGTON: Redmond: 5010 148th Avenue N.E., Building B, Suite 107, Redmond, WA 98052, (206) 881-3080.

WISCONSIN: Waukeeha: 20825 Swenson Drive, Suite 900, Waukesha WI 53186, (414) 798-1001. CANADA: Nepean: 301 Moodle Drive, Mallom Center, Nepean, Ontario, Canada K2H 9C4, (613) 726-1970; Richmond Hill: 280 Centre Street East, Richmond Hill, Ontario, Canada L4C 1B1, (416) 884-9181; St. Laurent: 9460 Trans Canada Hd; Driver, St. Laurent: 9460 Trans Canada Hd; 1R7, (514) 335-8392.

AUSTRALIA (& NEW ZEALAND): Texas Instruments Australia Ltd., 6-10 Talavera Road, North Ryde (Sydney), New South Wales, Australia 2113, 2-878-9000; 14th Floor, 380 Street, Kilda Road, Melbourne, Victoria, Australia 3004, 3-696-1211; 717 Philip Highway, Elizabeth, South Australia 5112, 8 255-2066.

BELGIUM: S.A. Texas Instruments Belgium N.V., 11, Avenue Jules Bordetlaan 11, 1140 Brussels, Belgium, (02) 242 30 80.

BRAZIL: Texas Instruments Electronicos do Brasil Ltda., Av. Eng, Luiz Carlos Berrini, 1461-110, andar, 04571 Sao Paulo, SP, Brazil, 11-535-5133. DENMARK: Texas Instruments A/S, Borupyang

DENMARK: Texas Instruments A/S, Borupvang 2D, DK-2750 Ballerup, Denmark, (45) 44687400. FINLAND: Texas Instruments OY, P.O. Box 86, 02321 Espoo, Finland, (0) 802 6517.

FRANCE: Texas Instruments France, 8-10 Avenue Morane Saulnier-B.P. 67, 78141 Velizy Villacoublay cedex, France, (1) 30 70 10 03.

GERMANY: Texas Instruments Deutschland GmbH., Haggertystrasse 1, 8050 Freising, (08161) 80-0 od. Nbst; Kurfurstendamm 195-196, 1000 Berlin 15, (030) 8 82 73 65; Dusseldorfer Strasse 40, 6236 Eschbom 1, (06196) 80 70; Kirchhorster Strasse 2, 3000 Hannover 51, (0511) 64 68-0; Maybachstrasse II, 7302 Ostfildern 2 (Nellingen), (0711) 3403257, Gildehofcenter, Hollestrasse 3, 4300 Essen 1, (201) 24 25-0.

HOLLAND: Texas Instruments Holland B.V., Hogehilweg 19, Postbus 12995, 1100 AZ Amsterdam-Zuidoost, Holland, (020) 5602911. HONG KONG: Texas Instruments Hong Kong Ltd., 8th Floor, World Shipping Center, 7 Canton Road, Kowloon, Hong Kong, 7351223.

HUNGARY: Texas Instruments International, Budaorsi u. 42, H-1112 Budapest, Hungary, (1) 1 66 66 17.

IRELAND: Texas Instruments Ireland Ltd., 7/8 Harcourt Street, Dublin 2, Ireland, (01) 481677.

ITALY: Texas Instruments Italia S.p.A., Centro Direzionale Colleoni, Palazzo Perseo-Via Paracelso 12, 20041, Agrate Brianza (Mi), Italy (039)

(039) 63221; Via Castello della Magliana, 38, 00148 Rome, Italy (06) 6572651; Via Amendola, 17, 40100 Bologna, Italy (051) 554004.

JAPAN: Texas Instruments Japan Ltd., Aoyama Fuji Building 3-6-12 Kita-Aoyama Minato-ku, Tokyo, Japan 107, 03-3498–2111; MS Shibaura Building 9F, 4-13-23 Shibaura, Minato-ku, Tokyo, Japan 108, 03-3769-8700; Nissho-iwal Building 5F, 2-5-8 Imabashi, Chuou-ku, Osaka, Japan 541, 06-204-1881; Dal-ni Toyota Building Nishi-kan 7F, 4-10-27 Meieki, Nakamura-ku, Nagoya, Japan 450, 052-583-8691; Kanazawa Oyama-cho, Dalichi Selmel Building 6F, 3-10 Oyama-cho, Kanazawa, Ishikawa, Japan 920, 0762-23-5471; Matsumoto Showa Building 6F, 1-2-11 Fukashi, Matsumoto, Nagano, Japan 390, 0263-33-1060; Dalichi Olympic Tachikawa Building 6F, 1-25-12, Akebono-cho, Tachikawa, Tokyo, Japan 190, 0425-27-6760; Yokohama Business Park East Tower 10F, 134 Gondo-cho, Hodogava-ku, Yokohama, Kanaqawa 240, Japan, 045-338-1220; Nihon Seimei Kyoto Yasaka Building 5F, 843-2, Higashi Shiokohjicho, Higashi-iru, Nishinotoh-in, Shiokohji-dori, Shirmogyo-ku, Kyoto, Japan 600, 075-341-7713; Sumitomo Seimei Kumagaya Building 8F, 2-44 Yayoi, Kumagaya, Saltama, Japan 360, 0485-22-2240; 2597-1, Aza Harudai, Oaza Yasaka, Kitsuki, Oita, Japan 873, 09786-3-3211.

KOREA: Texas Instruments Korea Ltd., 28th Floor, Trade Tower, 159-1, Samsung-Dong, Kangnam-ku Seoul, Korea, 2 551 2800.

MALAYSIA: Texas Instruments, Malaysia, Sdn. Bhd., Asia Pacific, Lot 36.1 #Box 93, Menara Maybank, 100 Jalan Tun Perak, 50050 Kuala Lumpur, Malaysia, 2306001.

MEXICO: Texas instruments de Mexico S.A. de C.V., Alfonso Reyes 115, Col. Hipodromo Condesa, MExico, D.F., 06170, 5-515-6081.

NORWAY: Texas Instruments Norge A/S, PB 106, Refstad (Sinsenvelen 53), 0513 Osio 5, Norway, (02) 155090.

PEOPLE'S REPUBLIC OF CHINA: Texas Instruments China Inc., Beijing Representative Office, 7-05 CITIC Bullding, 19 Jianguomenwai Daije, Beijing, China, 500-2255, Ext. 3750.

PHILIPPINES: Texas Instruments Asia Ltd., Philippines Branch, 14th Floor, Ba-Lepanto Building, Paseo de Roxas, Makati, Metro Manila, Philippines, 2-8176031.

PORTUGAL: Texas Instruments Equipamento Electronico (Portugal) LDA., 2650 Moreira Da Maia, 4470 Maia, Portugal (2) 948 1003.

SINGAPORE (& INDIA, INDONESIA, THAILAND): Texas Instruments Singapore (PTE) Ltd., Asia Pacific Division, 101 Thomson Road, #23-01, United Square, Singapore 1130, 3508100.

SPAIN: Texas Instruments Espana S.A., c/Gobelas 43, Ctra de La Coruna km 14, La Florida, 28023, Madrid, Spain, (1) 372 8051; c/Diputacion, 279-3-5, 80007 Barcelona, Spain, (3) 317 91 80.
SWEDEN: Texas Instruments International Trade

Corporation (Sverigefilialen), Box 30, S-164 93 Kista, Sweden, (08) 752 58 00.

SWITZERLAND: Texas Instruments Switzerland AG, Riedstrasse 6, CH-8953 Dietikon, Switzerland, (01) 74 42 811.

TAIWAN: Texas Instruments Taiwan Limited, Taipel Branch, 10th Floor, Bank Tower, No. 205 Tung Hua N. Road, Taipei, Taiwan, Republic of China, 2-7139311

UNITED KINGDOM: Texas Instruments Ltd., Manton Lane, Bedford, England, MK41 7PA, (0234) 270 111.





